Received: by 2002:a05:6a10:a852:0:0:0:0 with SMTP id d18csp1217495pxy; Thu, 6 May 2021 03:13:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJybF4Yxs6bymlDp/ol9DJZrNfBGug1jEyTbndZ1wEXJdvuLNLg15e5wPSER/SoukDgyEsgq X-Received: by 2002:a05:6402:644:: with SMTP id u4mr4224006edx.386.1620296013553; Thu, 06 May 2021 03:13:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620296013; cv=none; d=google.com; s=arc-20160816; b=NpWycugB5WarOkyMPGLTmMZY0oM6JKR6W6MqfB7kYqRE3FfI8Pe/CnMEPRyzK71Hfx 5MsMQSbPUwveR6bNDss5UMML/UUEatg1qHT0tOuSAagpXfVioJBAuNaUIv/aMQJIoXbT QhaI/dMMCKpCRi5AmuR9SAjQ0Ip605tvJ01j8c3OTX2oFXtrIKhDmvBLia0JhsWVhH/u 3j2lmtwDCQCjCr3aYi9DnPdtgHZUMWBGYywr5sxLte2R09y+OLp2NF2zuSGlXq4isTIB SapOiuVcn6mxG8CYAMaT4Kd1sAMYGjyM3M3OuzjBGMgKERxBigJ6WwiEacwJEO/L+1ys C9UA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=ex0dZBo5BtHJ94YM9oNr4prdkkOstKo6PXA5TzMZew4=; b=aaH9eIPxf5V4FbiL4PNNr9Xt++kilEYeIHsUprQjj3uQEWwEFuBa7MJcGKxpVXWT3x uhNCL7H0BZc5vFGQUa2Xo18qPB0iCXDRmYcrjnwDl5IAF6zHgMVb3asvlmwM777mZHZe lMqRgR3PiXGazAYA159SEJToptMDlDVgNEFYi+1fwknxBKMZcRKLhFs5zQX9tQK8aTQk KcSMlpeZGzlCPisG1AoILgHQbQkP169aQMTvmvC1LNp2PNStEXYlEDT08nz8YtQwIWsm bNrNIXXtv67EnxATOjmWWful5Oo3BszVfVWHFwbVBDWfN4emxdcZJWVng6+L2YSueOCZ OT5g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u16si2440771eje.499.2021.05.06.03.13.09; Thu, 06 May 2021 03:13:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234348AbhEFKI2 (ORCPT + 99 others); Thu, 6 May 2021 06:08:28 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:16570 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233573AbhEFKI0 (ORCPT ); Thu, 6 May 2021 06:08:26 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 1469pPg0024628; Thu, 6 May 2021 17:51:25 +0800 (GMT-8) (envelope-from steven_lee@aspeedtech.com) Received: from localhost.localdomain (192.168.100.253) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 6 May 2021 18:03:12 +0800 From: Steven Lee To: Andrew Jeffery , Ulf Hansson , Rob Herring , Joel Stanley , "Adrian Hunter" , Philipp Zabel , Ryan Chen , "moderated list:ASPEED SD/MMC DRIVER" , "moderated list:ASPEED SD/MMC DRIVER" , "open list:ASPEED SD/MMC DRIVER" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , open list CC: , , , Subject: [PATCH v3 0/5] mmc: sdhci-of-aspeed: Support toggling SD bus signal Date: Thu, 6 May 2021 18:03:07 +0800 Message-ID: <20210506100312.1638-1-steven_lee@aspeedtech.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.100.253] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 1469pPg0024628 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org AST2600-A2 EVB has the reference design for enabling SD bus power and toggling SD bus signal voltage between 3.3v and 1.8v by GPIO regulators. This patch series provides the example for enabling regulators and supporting SDR104 mode on AST2600-A2 EVB. The description of the reference design of AST2600-A2 EVB is added in the dts file. This patch also include a helper for updating AST2600 sdhci capability registers, and assert/deassert the reset signal for cleaning up AST2600 eMMC controller before eMMC is probed. Changes from v2: * Move the comment of the reference design from dt-bindings to device tree. * Add clk-phase binding for eMMC controller. * Reimplement aspeed_sdc_set_slot_capability(). * Separate the implementation of eMMC reset to another patch file. * Fix yaml document error per the report of dt_binding_check and dtbs_check. Changes from v1: * Add the device tree example for AST2600 A2 EVB in dt-bindings document * Add timing-phase for eMMC controller. * Remove power-gpio and power-switch-gpio from sdhci driver, they should be handled by regulator. * Add a helper to update capability registers in the driver. * Sync sdhci settings from device tree to SoC capability registers. * Sync timing-phase from device tree to SoC Clock Phase Control register Please help to review. Regards, Steven Steven Lee (5): dt-bindings: mmc: sdhci-of-aspeed: Add an example for AST2600-A2 EVB ARM: dts: aspeed: ast2600evb: Add comment for gpio regulator of sdhci ARM: dts: aspeed: ast2600evb: Add phase correction for emmc controller. mmc: sdhci-of-aspeed: Add a helper for updating capability register. mmc: sdhci-of-aspeed: Assert/Deassert reset signal before probing eMMC .../devicetree/bindings/mmc/aspeed,sdhci.yaml | 101 ++++++++++++++++- arch/arm/boot/dts/aspeed-ast2600-evb.dts | 18 ++- drivers/mmc/host/sdhci-of-aspeed.c | 106 ++++++++++++++++-- 3 files changed, 211 insertions(+), 14 deletions(-) -- 2.17.1