Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp2960633pxj; Mon, 10 May 2021 15:02:56 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwYGnPORsU4JKtMLeVTUGdcjm/ASCayRtj5bkhZH0f9yOqa5QDHARkWt4RNdKpwhJg39hav X-Received: by 2002:a92:dc0c:: with SMTP id t12mr10039870iln.290.1620684176287; Mon, 10 May 2021 15:02:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620684176; cv=none; d=google.com; s=arc-20160816; b=0nIFGFrjvi4VtgsUiXMAmgsVOafE5oFBDQckcysSP6+fwtHzGGawwaWnlddoWgjk/T ipdAVe562GF2Bb7trAXsoN/KzKF6WsgLG18P1fjlfbC1zNFG2HQV4WVneY16NPUZlAZA 9IYSEu7khEM+Av8OKUoDKaC7IbWiaF+YKu9ssbdMt3PFqBc59QRAy7cnzBlYGmSsc1ly KCIjBM92/Jw7AhIj+DHn5VRbUxtAsmmDl4oyw6awaGXUedqwvchNKemnFbTXht0hxGDo +Uso4ASPkHx3TZQDr0g2WGLBX7Filw/HTnSnt/mXJj7JcJPW2ZWVltb+MCPSaXYpBqv4 R6Fw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=cqq+yBziOf6ymVEbxwecMw3zv/nXxehYtwj4VUiMO24=; b=uGMkKNX9O9yUVU4PRTTTIuDJsQ+NgWV+J4xZ6Lz55MqTehEmozaNAkfdDEzyHlT5ds lXR/XTbI8YoFRR89S1LMan39T0WyU6Sia8p3XuaZaODMd/Cdvy15nv+1Ac8bJht0S/mq svzAEPHLSZ/HmGxIzYGavMuCb/uUPbQV6QLqLa+M/6HAM7b1LRYc8530DP2eeepJPYi4 +0FWZ9DLhVnNWXjaupChvgnrlh0BQvJyqwJQrGtlIYgmZ0M+ouy7M+GjiMs35c49DL40 qY3+V9Z/N7PRi6txOB2JNniOv8dc2bewtP8h0JJh5KiryVJcqNYmIKoXs7HBOnGjrzR+ AmyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n3si20531057ioh.98.2021.05.10.15.02.43; Mon, 10 May 2021 15:02:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232202AbhEJWCj (ORCPT + 99 others); Mon, 10 May 2021 18:02:39 -0400 Received: from mga14.intel.com ([192.55.52.115]:48735 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229807AbhEJWCd (ORCPT ); Mon, 10 May 2021 18:02:33 -0400 IronPort-SDR: jkdw8oufwIDc6MOVnNfCIwFLPP1vNhXUy5tPMQA4Z2MHl+gmKyqFfLx7a9+kFrNR45GSgvBj1K aFKRlaaOoSAg== X-IronPort-AV: E=McAfee;i="6200,9189,9980"; a="198974914" X-IronPort-AV: E=Sophos;i="5.82,288,1613462400"; d="scan'208";a="198974914" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 May 2021 15:01:26 -0700 IronPort-SDR: 34fe2CGszeCS3BAyVqDPJsQkBaf6yJsuPUza8a16YEQ4vZRKi6mhrivJmwyf9a65Iiat0PWD9S wz4Q/uIj3ICw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.82,288,1613462400"; d="scan'208";a="470918936" Received: from otc-wp-03.jf.intel.com ([10.54.39.79]) by orsmga001.jf.intel.com with ESMTP; 10 May 2021 15:00:52 -0700 From: Jacob Pan To: LKML , iommu@lists.linux-foundation.org, Joerg Roedel , "Lu Baolu" , Jean-Philippe Brucker Cc: "Christoph Hellwig" , Yi Liu , Raj Ashok , "Tian, Kevin" , Jason Gunthorpe , Dave Jiang , wangzhou1@hisilicon.com, zhangfei.gao@linaro.org, vkoul@kernel.org, Jacob Pan Subject: [PATCH v4 0/2] Simplify and restrict IOMMU SVA APIs Date: Mon, 10 May 2021 06:25:06 -0700 Message-Id: <1620653108-44901-1-git-send-email-jacob.jun.pan@linux.intel.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org A couple of small changes to simplify and restrict SVA APIs. The motivation is to make PASID allocation palatable for cgroup consumptions. Misc cgroup is merged for v5.13, it can be extended for IOASID as another scalar resource. I have not tested on ARM platforms due to availability. Would appreciate if someone could help with the testing on uacce based SVA usages. Thanks, Jacob ChangeLog: V4 - fixed a cross-compile error - rebased to v5.13-rc1 resolved a conflict in intel-svm code V3 - stop passing mm to sva_bind IOMMU ops, no need to take mm refcount in the common SVA code. - deleted flag variable in idxd driver V2 - retained mm argument in iommu_sva_alloc_pasid() - keep generic supervisor flag separated from vt-d's SRE - move flag declaration out of CONFIG_IOMMU_API Jacob Pan (2): iommu/sva: Tighten SVA bind API with explicit flags iommu/sva: Remove mm parameter from SVA bind API drivers/dma/idxd/cdev.c | 2 +- drivers/dma/idxd/init.c | 7 ++---- .../iommu/arm/arm-smmu-v3/arm-smmu-v3-sva.c | 12 ++++++---- drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 5 ++-- drivers/iommu/intel/svm.c | 19 ++++++++------- drivers/iommu/iommu-sva-lib.c | 11 +++++---- drivers/iommu/iommu-sva-lib.h | 2 +- drivers/iommu/iommu.c | 13 +++++------ drivers/misc/uacce/uacce.c | 2 +- include/linux/intel-iommu.h | 3 +-- include/linux/intel-svm.h | 12 ---------- include/linux/iommu.h | 23 ++++++++++++++----- 12 files changed, 54 insertions(+), 57 deletions(-) -- 2.25.1