Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3177320pxj; Mon, 10 May 2021 21:23:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJywHAxXSpw5UO0nmQ9amwMtOpvyayt2laJgLmLP5SvPRBndHk2UaZTCBK1d+8Lgc/fV6yC3 X-Received: by 2002:a17:906:a20b:: with SMTP id r11mr29595935ejy.323.1620706980454; Mon, 10 May 2021 21:23:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620706980; cv=none; d=google.com; s=arc-20160816; b=YSdO2ctRaJVLqJYAu7LJ/Ln6f1cru169nMBZ9cFqltPOCVDjDeJZhaqC2D/EXzMidM JOi4w1yPeJGILeubytExcOdYaubg80IZZsDpNW9UhxaJ0KUNFiORN+2w+lV9LmUs8jIp YLsPEY0rqfjebZZMGSdGXmxlwUNMm/mGJGwmOwXT6OJkiDvmytx+IsrDAnTgfNgw6tme 1Y2R7GxV7rWJKWzkG6r2hNPBbvMRdGOFFHGXLrQpGF9YY5kDvAa652wiFMD0ZME9XiOx Lr5WFgOM5Pwx7kzNCak502oOJgLGSKPbXSEAYC+dxw0Gw9iUiiMTxPzf8B60jyJ9x+GQ 3zBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Fq9YiG4i+9Hg/626b2mYGf1Zeeqbbz7nhqruiypzKLM=; b=WJo7BtGSpv9Na/NpQZJ08dWe3sXCE2EOMRqLiehnxEr9Llz/rbPRU/0QGAVUeFhin2 0f7liefuyspxHNQSQlMbVmTMFeaCt89VcWinVmn8x6Hp4jnLp7uzghnyo7fSrKMj5vW8 cn35C1v5zDcAiDJYlntkLtY5PEdjXTlVLYu67EX418KbfKmsNafTDQBFoK8LKubTnxz0 lCcWIFS+1ROAjJFMVNyZYlXAxCfolBkHnSGsE0/FKHTL4Gb4b+tlFiyc8wtDrFjAZM3z wTp4W5szRA4kGR9dtNb9zZmvHTH9systIlGizVhQ4ucLIrvv3/FnCiPOrLMIM3ZDKKUE viJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="r/vp57WL"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bv8si15331522ejb.377.2021.05.10.21.22.37; Mon, 10 May 2021 21:23:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="r/vp57WL"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230407AbhEKEWH (ORCPT + 99 others); Tue, 11 May 2021 00:22:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52768 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230385AbhEKEWF (ORCPT ); Tue, 11 May 2021 00:22:05 -0400 Received: from mail-oo1-xc2a.google.com (mail-oo1-xc2a.google.com [IPv6:2607:f8b0:4864:20::c2a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 413FCC061574 for ; Mon, 10 May 2021 21:20:59 -0700 (PDT) Received: by mail-oo1-xc2a.google.com with SMTP id o202-20020a4a2cd30000b02901fcaada0306so3943327ooo.7 for ; Mon, 10 May 2021 21:20:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Fq9YiG4i+9Hg/626b2mYGf1Zeeqbbz7nhqruiypzKLM=; b=r/vp57WL04V0/z3ZbLOXmSODOaboMQD6mvsfrkIp8O5AOIFj+JAAAxETVVbPZRMoZD 1BK8aLg1OtWzGA/TowHkOLnq/6mOR01C5u5fB5TYjNAdZY9ODcbQZC5ze3/zFrTRvoRd PD5Cf9sL1RwI/sSjlIQa6rRgsJPzoGNwXaXovRhNIn2sq1w1ZlD9WLKdqykwyr1oFs8U qbuNw5L6oRRlctHDuAvzHjGB3/uxMIZFXhxU3QuKcCBwsQmhMGdnrGzUjQbGW9h8tlmZ 4oujK0m6oFrRrWtAzjq6oCrMaTLL0bclq2NGugNLVSiFUO0IX5EyYORyBf8212yHg+oB VW2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Fq9YiG4i+9Hg/626b2mYGf1Zeeqbbz7nhqruiypzKLM=; b=tPXyF4il3dVENcGM46CKf4LHTnRh0Fjvr7UkSyau0mF7S75oVae5JzUZmVBMdsE6XH RdFKPU0h/+ip1PAfrSWdIM7PBMqTjhF0BXBv0OtoSPIoabxKTHmimVP9XJ4ZcrsFOj2i 3qecGdaf9iEboCE54asa/GSt0xjpX7OHOyUVeJT6lsUQNssdXAUK5wUwmoW7iDoMRuCe VaKXd4TYbDTzxiHQnjTEqNLqOhzjHX8OAoMITwr66xEGu9B8qOdd6PHk2yEyZOCThGcb El/7ifztdAfYZZ35EiUxBXR5gmxm/JO7wRBWzjIuje83NOEIUIcCccuss2+BOg5hN4nS tl3A== X-Gm-Message-State: AOAM530qVNTCp2oF5+3Nf+BztGJdH3RaOmeNHWD0vfsDMqGH2PcZGhwh ciV6zPfSC+fJvZhGCo8eiLI8Cg== X-Received: by 2002:a4a:e385:: with SMTP id l5mr21768512oov.48.1620706858691; Mon, 10 May 2021 21:20:58 -0700 (PDT) Received: from localhost.localdomain ([2607:fb90:e623:42c1:10df:adff:fec2:f1d]) by smtp.gmail.com with ESMTPSA id r124sm3042294oig.38.2021.05.10.21.20.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 May 2021 21:20:58 -0700 (PDT) From: Bjorn Andersson To: Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Stephen Boyd , sbillaka@codeaurora.org Cc: Tanmay Shah , Chandan Uddaraju , Abhinav Kumar , Dmitry Baryshkov , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/4] drm/msm/dp: Initialize the INTF_CONFIG register Date: Mon, 10 May 2021 23:20:42 -0500 Message-Id: <20210511042043.592802-4-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210511042043.592802-1-bjorn.andersson@linaro.org> References: <20210511042043.592802-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some bootloaders set the widebus enable bit in the INTF_CONFIG register, but configuration of widebus isn't yet supported ensure that the register has a known value, with widebus disabled. Fixes: c943b4948b58 ("drm/msm/dp: add displayPort driver support") Signed-off-by: Bjorn Andersson --- drivers/gpu/drm/msm/dp/dp_catalog.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/dp/dp_catalog.c b/drivers/gpu/drm/msm/dp/dp_catalog.c index a0449a2867e4..e3996eef5518 100644 --- a/drivers/gpu/drm/msm/dp/dp_catalog.c +++ b/drivers/gpu/drm/msm/dp/dp_catalog.c @@ -707,6 +707,7 @@ int dp_catalog_panel_timing_cfg(struct dp_catalog *dp_catalog) dp_write_link(catalog, REG_DP_HSYNC_VSYNC_WIDTH_POLARITY, dp_catalog->width_blanking); dp_write_link(catalog, REG_DP_ACTIVE_HOR_VER, dp_catalog->dp_active); + dp_write_p0(catalog, MMSS_DP_INTF_CONFIG, 0); return 0; } -- 2.29.2