Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3678075pxj; Tue, 11 May 2021 09:28:18 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwjrVSX688KyN/zvC1W+PJmuCgBmApbJ3M0FX7bIJd5H0cKEgr3RWLcb3uckpBc4AfPgy7E X-Received: by 2002:a05:6402:34c5:: with SMTP id w5mr38079094edc.237.1620750498126; Tue, 11 May 2021 09:28:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620750498; cv=none; d=google.com; s=arc-20160816; b=rAuu4cjPQsn04qi02lWWBjRfEUT0qv2rR1tG4nVO3USeK01hJE0VF4YzZBjqnJI0Pt YtDTQR5nDa3gsTx+hA+bwS8i80SFdtW6nUkqyhIGPbWPAYcj6nkFYbOgGjhebszarSs6 M6oMHjTqlVEa7MTCkz74i/eB26kS+5dVPTHcqEEwmUDvl8WMI5tYMyk62cvmidh9+Kqo 5OdiB2SNfj/Vj0ybeXQZBOfvZljUjGJsZtmOjID+1ISV7K4+zlFRUCMrzjRl4k3bHsHt j9InmahpGm0Kh0kjRNiUgpMXj4N9GgWg5PG0m50KovXTeibjqrgC1VPRXM+jS6PsPQez 52cg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=2S0dW+Pan00olnh4RJyxyhUbCCf+6qGyEYXhbx4w51k=; b=nE6uhjREzgnnRd9mC2i95Widiefl0vO/mYpdDKcJ+IjjUQI2erhOmXSM0TEeXovV+A KGEaJS4Z1ENFmWykC1dIa8KachSLqBxso5qAfYIMaqJBv6zhfOogOSN531yn0UU+pefk eM3pLQnEzoedz16LCr+puM6Wqjsws9cwiuAFg8brIwyz4qvpB/HqxD/I6lNebm3PrvXI ZVID/DgMzzgC3ZktrdudftBbSVPAhVX/dbU+V+t906ayUA2wVaRyHYfuoXvglCQre54L q2NSX7Lljw5V9Kumfrjy72tB3/nXq1g+3skWGTcFSzJ8LCWhCEXTMAG93SqAdAOwAIX2 1Ctg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="f/iYcdZW"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b6si18429443edu.127.2021.05.11.09.27.55; Tue, 11 May 2021 09:28:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="f/iYcdZW"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231506AbhEKQZM (ORCPT + 99 others); Tue, 11 May 2021 12:25:12 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:48972 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230435AbhEKQZL (ORCPT ); Tue, 11 May 2021 12:25:11 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14BGNlod130736; Tue, 11 May 2021 11:23:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1620750227; bh=2S0dW+Pan00olnh4RJyxyhUbCCf+6qGyEYXhbx4w51k=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=f/iYcdZWVt3ZnujhA2wskq/K5Qj7hkZAVEDxcxkb6y+q7/7IiG581oyY74K9diXvd 7lF3GIaPqVNHlw/+KLkAOWQuYDTeRIQnVLbUsymvSFmBpMoVhi0HFipOrW0JYfWbIz T2CMjsEQgdtzkX4VJ4gLqekxe4DSbzyvW81lkaIs= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14BGNkN7032115 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 11 May 2021 11:23:46 -0500 Received: from DLEE110.ent.ti.com (157.170.170.21) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Tue, 11 May 2021 11:23:46 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Tue, 11 May 2021 11:23:46 -0500 Received: from [10.24.69.20] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14BGNhI7097525; Tue, 11 May 2021 11:23:44 -0500 Subject: Re: [PATCH] arm64: dts: ti: k3*: Introduce reg definition for interrupt routers To: Nishanth Menon , Tero Kristo , CC: , , References: <20210510145508.8994-1-nm@ti.com> From: Lokesh Vutla Message-ID: <45c92c1d-1d58-4711-ac07-68406492b86b@ti.com> Date: Tue, 11 May 2021 21:53:42 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20210510145508.8994-1-nm@ti.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/05/21 8:25 pm, Nishanth Menon wrote: > Interrupt routers are memory mapped peripherals, that are organized > in our dts bus hierarchy to closely represents the actual hardware > behavior. > > However, without explicitly calling out the reg property, using > 2021.03+ dt-schema package, this exposes the following problem with > dtbs_check: > > /arch/arm64/boot/dts/ti/k3-am654-base-board.dt.yaml: bus@100000: > interrupt-controller0: {'type': 'object'} is not allowed for > {'compatible': ['ti,sci-intr'], ..... > > Even though we don't use interrupt router directly via memory mapped > registers and have to use it via the system controller, the hardware > block is memory mapped, so describe the base address in device tree. > > This is a valid, comprehensive description of hardware and permitted > by the existing ti,sci-intr schema. > > Signed-off-by: Nishanth Menon > --- > > if possible, I'd like to pick this fixup for 5.13 window.. > > arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 3 ++- > arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi | 3 ++- > arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 6 ++++-- > arch/arm64/boot/dts/ti/k3-am65-wakeup.dtsi | 3 ++- > arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 6 ++++-- > arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 3 ++- > arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 6 ++++-- > arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 3 ++- > 8 files changed, 22 insertions(+), 11 deletions(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi > index b2bcbf23eefd..a49e41021573 100644 > --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi > @@ -373,8 +373,9 @@ main_spi4: spi@20140000 { > clocks = <&k3_clks 145 0>; > }; > > - main_gpio_intr: interrupt-controller0 { > + main_gpio_intr: interrupt-controller@a00000 { > compatible = "ti,sci-intr"; > + reg = <0x00 0xa00000 0x00 0x800>; IIRC, we are going with 0x00a00000 (0x%8x) for all regs. With that fixed for all regs: Reviewed-by: Lokesh Vutla Thanks and regards, Lokesh