Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp187095pxj; Fri, 14 May 2021 00:51:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxr2Rgm+kt8dNYW5UV3FIbVwSpKnZDaP3Divj+JV600csk4OSx3uabkCdKDc6s9PN2Uffr X-Received: by 2002:a17:906:4795:: with SMTP id cw21mr46681960ejc.304.1620978719069; Fri, 14 May 2021 00:51:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620978719; cv=none; d=google.com; s=arc-20160816; b=mDijp6uXO8VJO/ECWdYal8m0k1cd4gsmBq5kXpeFbia32EbeIkgm5fpgQg6vzDvnsz r+1hno8gDR9vTVqppt49bTxlg+Gi0ivlpGMPFnmCVpgA0fzSwbIc+1dDmn++9491THVt SToTgoRa8ETe/Ja00VCjQDCt5cLvVlzR+TR5wFivphjeTFg5YaRx4bqspJjYlBM0qGO/ IDCEXEh/xl6odFWw6a45RTley2al2xNs4PVosRo8Rw19zUiffHfM4qWQdOZI4d7QV2o6 gFpCWiXXAs948axgU/UIALVVNzvsqEMcUeDLg1x+1/7Wr9CD8Q6YzyH3WF3ylkGa13hg SiJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=LrGl1j4MO5zpCWc1sMQEYLrtIvwi5qMNCN9R2nf3Oww=; b=LeAl5Ii3PukGyg/FQly+Wtxz3MTeFCe806ul2XkIC1DX3BHX45u5M9gBJc7OPPwQGF y+sTsmE7rXWaw9YUSVPtnfAOk32wBXZh6ftdOBRWQMbfPRxq0HLFkvuM17hZSczxrVie dKmsCkVTLIfbujGvq3bIxSsY3gZDHyaj0tuQFxQ76D3OYqDpiquOVdGlM81XLz+zeQET iKBB8owBICHr+Y/HQQdsaElG0c9BcspQA1TaJ/qqplvfWatydGbb5PdD/aR48EelgvdY caMJxKjmgZyRptglyjzSa1dqhQWXR7Xq+p1lO61EVktJnyxTL9GLtzAlo/fSDu2LcTAH 8JwQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n6si5170410eju.670.2021.05.14.00.51.36; Fri, 14 May 2021 00:51:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233477AbhEMVjI (ORCPT + 99 others); Thu, 13 May 2021 17:39:08 -0400 Received: from mga14.intel.com ([192.55.52.115]:35443 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233552AbhEMVjH (ORCPT ); Thu, 13 May 2021 17:39:07 -0400 IronPort-SDR: bIin7/u+8DhB331AbLZgeiBoUV2C0AfYBZuGzLFiof3VJeo9Ot/KQVpWO82ysj1eC3rk+oJniy XjC0pL3WDXeA== X-IronPort-AV: E=McAfee;i="6200,9189,9983"; a="199745852" X-IronPort-AV: E=Sophos;i="5.82,296,1613462400"; d="scan'208";a="199745852" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 May 2021 14:37:56 -0700 IronPort-SDR: iBYTTYPsnofxGKkaYmQ/knw3koadLNkgUF7n2XWydGi6eMhxssXzKH06BhcE4K3onavPP+HezM fDjfNh+tLLDw== X-IronPort-AV: E=Sophos;i="5.82,296,1613462400"; d="scan'208";a="463451125" Received: from mboyd1-mobl1.amr.corp.intel.com (HELO skuppusw-desk1.amr.corp.intel.com) ([10.212.67.58]) by fmsmga003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 May 2021 14:37:55 -0700 From: Kuppuswamy Sathyanarayanan To: Rafael J Wysocki , Thomas Gleixner , Ingo Molnar , "H . Peter Anvin" , Peter Zijlstra Cc: linux-kernel@vger.kernel.org, x86@kernel.org, Kuppuswamy Sathyanarayanan , Sean Christopherson , Andi Kleen Subject: [PATCH v4 1/1] x86/acpi, x86/boot: Add multiprocessor wake-up support Date: Thu, 13 May 2021 14:37:32 -0700 Message-Id: <20210513213732.418398-1-sathyanarayanan.kuppuswamy@linux.intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org As per ACPI specification r6.4, sec 5.2.12.19, a new sub structure – multiprocessor wake-up structure - is added to the ACPI Multiple APIC Description Table (MADT) to describe the information of the mailbox. If a platform firmware produces the multiprocessor wake-up structure, then OS may use this new mailbox-based mechanism to wake up the APs. Add ACPI MADT wake table parsing support for x86 platform and if MADT wake table is present, update apic->wakeup_secondary_cpu with new API which uses MADT wake mailbox to wake-up CPU. Co-developed-by: Sean Christopherson Signed-off-by: Sean Christopherson Signed-off-by: Kuppuswamy Sathyanarayanan Reviewed-by: Andi Kleen --- Changes since v3: * Removed acpi_mp_wake_mailbox_init() and moved init code to acpi_wakeup_cpu(). * Removed redundant NULL pointer check for acpi_mp_wake_mailbox. * Added comments/debug prints as per Rafael's suggestion. * Removed MADT/SVKL ACPI patches from this patchset. It will be merged via ACPICA submission. arch/x86/include/asm/apic.h | 3 ++ arch/x86/kernel/acpi/boot.c | 95 +++++++++++++++++++++++++++++++++++++ arch/x86/kernel/apic/apic.c | 8 ++++ 3 files changed, 106 insertions(+) diff --git a/arch/x86/include/asm/apic.h b/arch/x86/include/asm/apic.h index 412b51e059c8..3e94e1f402ea 100644 --- a/arch/x86/include/asm/apic.h +++ b/arch/x86/include/asm/apic.h @@ -487,6 +487,9 @@ static inline unsigned int read_apic_id(void) return apic->get_apic_id(reg); } +typedef int (*wakeup_cpu_handler)(int apicid, unsigned long start_eip); +extern void acpi_wake_cpu_handler_update(wakeup_cpu_handler handler); + extern int default_apic_id_valid(u32 apicid); extern int default_acpi_madt_oem_check(char *, char *); extern void default_setup_apic_routing(void); diff --git a/arch/x86/kernel/acpi/boot.c b/arch/x86/kernel/acpi/boot.c index 14cd3186dc77..e81fc605312d 100644 --- a/arch/x86/kernel/acpi/boot.c +++ b/arch/x86/kernel/acpi/boot.c @@ -65,6 +65,10 @@ int acpi_fix_pin2_polarity __initdata; static u64 acpi_lapic_addr __initdata = APIC_DEFAULT_PHYS_BASE; #endif +static struct acpi_madt_multiproc_wakeup_mailbox *acpi_mp_wake_mailbox; +static u64 acpi_mp_wake_mailbox_paddr; +static physid_mask_t apic_id_wakemap = PHYSID_MASK_NONE; + #ifdef CONFIG_X86_IO_APIC /* * Locks related to IOAPIC hotplug @@ -329,6 +333,67 @@ acpi_parse_lapic_nmi(union acpi_subtable_headers * header, const unsigned long e return 0; } +static int acpi_wakeup_cpu(int apicid, unsigned long start_ip) +{ + u8 timeout = 0xFF; + + /* Remap mailbox memory only for the first call to acpi_wakeup_cpu() */ + if (physids_empty(apic_id_wakemap)) + acpi_mp_wake_mailbox = memremap(acpi_mp_wake_mailbox_paddr, + sizeof(*acpi_mp_wake_mailbox), + MEMREMAP_WB); + + /* + * According to the ACPI specification r6.4, sec 5.2.12.19, the + * mailbox-based wakeup mechanism cannot be used more than once + * for the same CPU, so skip sending wake commands to already + * awake CPU. + */ + if (physid_isset(apicid, apic_id_wakemap)) { + pr_err("CPU already awake (APIC ID %x), skipping wakeup\n", + apicid); + return -EINVAL; + } + + + /* + * Mailbox memory is shared between firmware and OS. Firmware will + * listen on mailbox command address, and once it receives the wakeup + * command, CPU associated with the given apicid will be booted. So, + * the value of apic_id and wakeup_vector has to be set before updating + * the wakeup command. So use WRITE_ONCE to let the compiler know about + * it and preserve the order of writes. + */ + WRITE_ONCE(acpi_mp_wake_mailbox->apic_id, apicid); + WRITE_ONCE(acpi_mp_wake_mailbox->wakeup_vector, start_ip); + WRITE_ONCE(acpi_mp_wake_mailbox->command, ACPI_MP_WAKE_COMMAND_WAKEUP); + + /* + * After writing wakeup command, wait for maximum timeout of 0xFF + * for firmware to reset the command address back zero to indicate + * the successful reception of command. + * NOTE: 255 as timeout value is decided based on our experiments. + * + * XXX: Change the timeout once ACPI specification comes up with + * standard maximum timeout value. + */ + while (READ_ONCE(acpi_mp_wake_mailbox->command) && timeout--) + cpu_relax(); + + if (timeout) { + /* + * If the CPU wakeup process is successful, store the + * status in apic_id_wakemap to prevent re-wakeup + * requests. + */ + physid_set(apicid, apic_id_wakemap); + return 0; + } + + /* If timed out (timeout == 0), return error */ + return -EIO; +} + #endif /*CONFIG_X86_LOCAL_APIC */ #ifdef CONFIG_X86_IO_APIC @@ -1086,6 +1151,30 @@ static int __init acpi_parse_madt_lapic_entries(void) } return 0; } + +static int __init acpi_parse_mp_wake(union acpi_subtable_headers *header, + const unsigned long end) +{ + struct acpi_madt_multiproc_wakeup *mp_wake; + + if (acpi_mp_wake_mailbox) + return -EINVAL; + + if (!IS_ENABLED(CONFIG_SMP)) + return -ENODEV; + + mp_wake = (struct acpi_madt_multiproc_wakeup *) header; + if (BAD_MADT_ENTRY(mp_wake, end)) + return -EINVAL; + + acpi_table_print_madt_entry(&header->common); + + acpi_mp_wake_mailbox_paddr = mp_wake->base_address; + + acpi_wake_cpu_handler_update(acpi_wakeup_cpu); + + return 0; +} #endif /* CONFIG_X86_LOCAL_APIC */ #ifdef CONFIG_X86_IO_APIC @@ -1284,6 +1373,12 @@ static void __init acpi_process_madt(void) smp_found_config = 1; } + + /* + * Parse MADT MP Wake entry. + */ + acpi_table_parse_madt(ACPI_MADT_TYPE_MULTIPROC_WAKEUP, + acpi_parse_mp_wake, 1); } if (error == -EINVAL) { /* diff --git a/arch/x86/kernel/apic/apic.c b/arch/x86/kernel/apic/apic.c index 4f26700f314d..f1b90a4b89e8 100644 --- a/arch/x86/kernel/apic/apic.c +++ b/arch/x86/kernel/apic/apic.c @@ -2554,6 +2554,14 @@ u32 x86_msi_msg_get_destid(struct msi_msg *msg, bool extid) } EXPORT_SYMBOL_GPL(x86_msi_msg_get_destid); +void __init acpi_wake_cpu_handler_update(wakeup_cpu_handler handler) +{ + struct apic **drv; + + for (drv = __apicdrivers; drv < __apicdrivers_end; drv++) + (*drv)->wakeup_secondary_cpu = handler; +} + /* * Override the generic EOI implementation with an optimized version. * Only called during early boot when only one CPU is active and with -- 2.25.1