Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1014200pxj; Sat, 15 May 2021 00:52:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwIcCCOxVrRoW5qwqy8FgkXXBJMpAZk67fbEjE+FJLs8gIkSNNtWffMR1Q7X2rpn1xx9mDO X-Received: by 2002:a02:9505:: with SMTP id y5mr46458095jah.27.1621065145905; Sat, 15 May 2021 00:52:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621065145; cv=none; d=google.com; s=arc-20160816; b=0s4tKud39od51GfLk4uBj4+lWJ8GRw4EU/iNN7Zw1Tf+IO3pL+ZtEMNLBIbJr0uPlj 4dnRkFArZXw2qCVz6AdFsVk7DE3iEC4s9r+KEaUS1x93YCmQd5Gz6c712EWRSpLpx8/y DQHf0gr3BscWb13FeAIEb4h0tjLyCx8GkzhQFFDxN+fFplUFMdSXf7OcG024M50noWpI Up4weSLGGH3SF6cG5xFED+5Gt+rn7TnDN42ush/zVbApTL+kA9Q2ZIoz3Tmy0s2QpLLZ t3oKF1J2fiBpjI6hu+rH/drUNJUdcnnGuu9V8ZGwI02+cA1g7ud+mDzfHiOX/kWAgL9S tJgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=v94A3IXO2YMVYRCHTJ9KPxIQZvrWaGLb/nEvmTH+bMM=; b=fdCsucyQCau+B5h/NFPgNYf/bxdPPkQbTQ3J/G6IrhhvfLd3scYPUDf2Nkqu56Z2Sb MnWsAuwC6X21KfnbiQVJDBgptaO+X2oy4mZ8xEh4TY0O+qzDiGABMv1BDMtV+536oQbo ceKiPB2tWkLeZAuGFOJGxOgrFzPpta38R4wGlCjQtPe7NMtKsdSLCG+i2xnWbWP7x+U2 zwNCMZwAM3oIeRfES8GatpNfqOZEHtEkLIl8h3acQsfmI2ka8N45r3JhIauk7hXmn6Mn yO+OHVuO+Qql0tcANHa2npW/5SubSXYNsDXuHbu5TK3o0bkDKda62p2wztLEZqaF1wWg f0nA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k2si8233079ils.162.2021.05.15.00.52.12; Sat, 15 May 2021 00:52:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234169AbhENTZ4 (ORCPT + 99 others); Fri, 14 May 2021 15:25:56 -0400 Received: from relmlor1.renesas.com ([210.160.252.171]:44942 "EHLO relmlie5.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S234252AbhENTZ0 (ORCPT ); Fri, 14 May 2021 15:25:26 -0400 X-IronPort-AV: E=Sophos;i="5.82,300,1613401200"; d="scan'208";a="81343922" Received: from unknown (HELO relmlir5.idc.renesas.com) ([10.200.68.151]) by relmlie5.idc.renesas.com with ESMTP; 15 May 2021 04:24:12 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir5.idc.renesas.com (Postfix) with ESMTP id 00C7E4010906; Sat, 15 May 2021 04:24:08 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Rob Herring , Magnus Damm , Michael Turquette , Stephen Boyd , Greg Kroah-Hartman , Catalin Marinas , Will Deacon , Jiri Slaby , Philipp Zabel , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Biju Das , Lad Prabhakar , Prabhakar Subject: [PATCH 16/16] arm64: dts: renesas: Add initial device tree for RZ/G2L SMARC EVK Date: Fri, 14 May 2021 20:22:18 +0100 Message-Id: <20210514192218.13022-17-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210514192218.13022-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20210514192218.13022-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add basic support for RZ/G2L SMARC EVK (based on R9A07G044L2): - memory - External input clock - SCIF Signed-off-by: Lad Prabhakar Signed-off-by: Biju Das --- arch/arm64/boot/dts/renesas/Makefile | 2 ++ arch/arm64/boot/dts/renesas/g2l-smarc.dtsi | 27 +++++++++++++++++++ .../boot/dts/renesas/r9a07g044l2-smarc.dts | 21 +++++++++++++++ 3 files changed, 50 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/g2l-smarc.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/renesas/Makefile index f2de2fa0c8b8..74daf49f1c56 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -62,3 +62,5 @@ dtb-$(CONFIG_ARCH_R8A77990) += r8a77990-ebisu.dtb dtb-$(CONFIG_ARCH_R8A77995) += r8a77995-draak.dtb dtb-$(CONFIG_ARCH_R8A779A0) += r8a779a0-falcon.dtb + +dtb-$(CONFIG_ARCH_R9A07G044L) += r9a07g044l2-smarc.dtb diff --git a/arch/arm64/boot/dts/renesas/g2l-smarc.dtsi b/arch/arm64/boot/dts/renesas/g2l-smarc.dtsi new file mode 100644 index 000000000000..9b95d73fb798 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/g2l-smarc.dtsi @@ -0,0 +1,27 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Source for the RZ/G2L SMARC EVK common parts + * + * Copyright (C) 2021 Renesas Electronics Corp. + */ + +#include + +/ { + aliases { + serial0 = &scif0; + }; + + chosen { + bootargs = "ignore_loglevel"; + stdout-path = "serial0:115200n8"; + }; +}; + +&extal_clk { + clock-frequency = <24000000>; +}; + +&scif0 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts b/arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts new file mode 100644 index 000000000000..9ebd406445bc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Source for the RZ/G2L SMARC EVK board + * + * Copyright (C) 2021 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a07g044l2.dtsi" +#include "g2l-smarc.dtsi" + +/ { + model = "Renesas SMARC EVK based on r9a07g044l2"; + compatible = "renesas,smarc-r9a07g044l2", "renesas,r9a07g044l2", "renesas,r9a07g044"; + + memory@48000000 { + device_type = "memory"; + /* first 128MB is reserved for secure area. */ + reg = <0x0 0x48000000 0x0 0x78000000>; + }; +}; -- 2.17.1