Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1966021pxj; Sun, 16 May 2021 09:42:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJziUMpKYD0Q/SKNLRUk4UE+o5OKrf86cBZES/BtPMG9c9Sy+BMD0TCzRJDnIdcGL6R0I4uD X-Received: by 2002:a05:6e02:1348:: with SMTP id k8mr15003353ilr.104.1621183379221; Sun, 16 May 2021 09:42:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621183379; cv=none; d=google.com; s=arc-20160816; b=DxaBp8q47+lyZRmkz54HGby5dL2D9QYFvRn3skoErM+r2Qdy1A9gFY6m93XGvsu6YW Bkmb5UNCaUK9nHLfZosJ/VilQnHNjqzREASK0SN6oMFAF48ZzleUmdItu0k8Ka4YFaEX TBzn4cEndOn53S6eO4VPsBlTW4G1R06CtJMd3+2yYrYB9aHUC7uQSw6Qow2B3vcLa1Zd t66LByAWXkxhDuljyFu0AcYsQm31pBxgvS8CzflRFq3rpVmdDAg4BfiEIin3Ol+39uwH baDnawOE9qva9uAhyeB49RXBtZmXHd/KLx9LgQgOfeluUEI28S/eX64kQ80OxRui7IQr uLXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from :dkim-signature; bh=caMgdLj1No6GEtQcTneWYtUSG8HDRQROvDgboDfFeJM=; b=ZPejGhJYByityEzcvkd/jBkXszh2ala7JyHyfmjfHdKG0ord8rcHKVaYsVvBH9l4u/ d2mcq4AVU6wUYzahdYVJxm9bCkluKdGG+LTgEawsCYkRFLcm4dMmezquS62yO8ibEAVh JlcvUOmCadWYn1bBMEaYg/FPphEvxG2nIiguLAQvYvgiRRLzEYKx6VG080vV0pypdQaD K2SbZJXcxZUVEzabFI4H0cTlU38qc0fKGNgEhCuyk04IjPSAIvp35i1y+9ORr/Fo0Frw FRzCwIzcvWZMnigOJpQ3bsD39sD7J1pGEGrXibxiatYBHhfsf8ikVMe1H7R16Dw/V0OC TAqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@libero.it header.s=s2021 header.b=VjC6oTwm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=libero.it Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l11si17115807jaj.50.2021.05.16.09.42.46; Sun, 16 May 2021 09:42:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@libero.it header.s=s2021 header.b=VjC6oTwm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=libero.it Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233919AbhEPN45 (ORCPT + 99 others); Sun, 16 May 2021 09:56:57 -0400 Received: from smtp-35.italiaonline.it ([213.209.10.35]:51283 "EHLO libero.it" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S233869AbhEPN44 (ORCPT ); Sun, 16 May 2021 09:56:56 -0400 Received: from passgat-Modern-14-A10M.homenet.telecomitalia.it ([95.244.94.151]) by smtp-35.iol.local with ESMTPA id iHEzl2tgYpK9wiHF3lOWjb; Sun, 16 May 2021 15:55:40 +0200 x-libjamoibt: 1601 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=libero.it; s=s2021; t=1621173340; bh=caMgdLj1No6GEtQcTneWYtUSG8HDRQROvDgboDfFeJM=; h=From; b=VjC6oTwmnHlGYmoszv30kQABLQCUVUfTVXenXlO7JDleiER2ymI9YdGc4VxkUQ9iY qYgJo37MnTv1bUJ9DDpwn0Bz5f0ro32vmkpqiaY7aaiiOdZoA19Uypzz+/AM8lfMLn EBapDPvIEzVyCZ0loU6GJqqZw7Bcnp5l9oYq7Wfh1J3aIOrzUNf1noL7xZITrsGqmV oVCdQK25Y6OicbL4bHbFgbU5saql25mXdgzbnojRLYve45K511ibLVHY2yX9ci5KHc K+QAhQJjOh+xLF6wdM7Gn4Xuu40rlqG0sFyp2yQAVGESJO4m5erspmLhg6x19CqBK+ ZhfMDl4dVRUnQ== X-CNFS-Analysis: v=2.4 cv=A9ipg4aG c=1 sm=1 tr=0 ts=60a1245c cx=a_exe a=ugxisoNCKEotYwafST++Mw==:117 a=ugxisoNCKEotYwafST++Mw==:17 a=sozttTNsAAAA:8 a=GWagjzjhKccDtmdoy8IA:9 a=2JrXBVNfdGAA:10 a=aeg5Gbbo78KNqacMgKqU:22 From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Dario Binacchi , Haojian Zhuang , Linus Walleij , Tony Lindgren , linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, linux-omap@vger.kernel.org Subject: [PATCH 0/2] am335x: set pinmux registers from pins debug file Date: Sun, 16 May 2021 15:55:29 +0200 Message-Id: <20210516135531.2203-1-dariobin@libero.it> X-Mailer: git-send-email 2.17.1 X-CMAE-Envelope: MS4xfEKWdtsMz3AlqfPzmdLuq2ferYiAGGKj4HFvxV4liFxTxx/nYFiPaqz06WDUTeS1WHZhhCKr8poXl/NXOGleEErb2k0x7cSxCjg29j2w2RMa+NjPO2u4 4EeIN4kBy38uJ1FV0leHLw675ujxfKFMtTJMJ2adb33iCj3iExzUJ8mZRRdPf4Oh3kLRuNcOhoJOmLnOddbWSOWNr62Bu7wtZP4Z5CTXjJfPjQmcf2TEO2Lk XAXuI/m0gz4EMyycigk2y3wpYg5FHGTj65mF4nF1elr4L3ugmUiemOg/BB5vv2S/dn0as1i0HnKW0AcZU/mZxvS9mGfcVZCtC6SrpfIRqNbHUdEcbx7buBr7 ek8pPRixKmC9b1mhF/Fa3Z1/7QqwLSobY4W4X0e0+D1Tt6ca5MJpq1gsaee5pj127cbkkZFXkyJWW1//h627mckWpjqxSLdWiOo/RTIXCPCU9sh2fo7N4ELK CADeBi/RBfNU/9Ps85zSTJBuhY9JjYgloMQrhA== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The patch was born from the need to change the slew rate of the LCD pins of a custom AM335x board during EMC tests. The AM335x, as described in a note in section 9.1 of its reference manual [1], is unable to write pinmux registers from user space. The series now makes it possible to write these registers from the pins debug file. [1] https://www.ti.com/lit/ug/spruh73q/spruh73q.pdf Dario Binacchi (2): pinctrl: core: configure pinmux from pins debug file pinctrl: single: set pinmux from pins debug file drivers/pinctrl/core.c | 56 ++++++++++++++++++++++++++++++-- drivers/pinctrl/pinctrl-single.c | 20 ++++++++++++ include/linux/pinctrl/pinctrl.h | 2 ++ 3 files changed, 76 insertions(+), 2 deletions(-) -- 2.17.1