Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp153446pxj; Mon, 17 May 2021 23:42:54 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwfL+bz09Yrl+7wwL1ZL4piJsCiTtilmxfqDL8FEGrkU6z3AkTamlCUkWm2rqhuZ2bsa62S X-Received: by 2002:a5d:8e08:: with SMTP id e8mr3087177iod.47.1621320174324; Mon, 17 May 2021 23:42:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621320174; cv=none; d=google.com; s=arc-20160816; b=OfFKTHYaIKbg8uSOkygidgem4S0iXtNIAIvqAUOxB1eU1KkHtuK13/TwO8y6oZ6l2q yQ+SDau4r/H2xNkBooob429wpUgeo9jVncN8MJfQJMnBWVshbq6+OxcKbeNTDyG0a5z7 UvARQvyrxrTDHuyQTf4tVPs12Z5z2KJRnHXvGbrNt4aCRzRMjdKBPHVtqp5fEK3Phg4O p1i7ccB+zsv6wgoT3ZpbMDuzh0b/ep9+r869fd/OA7+PrqQFJfzvaGWkr4kt6ATWCR0u dPoPPkiDAA+u+BWAytL/9l16Hp19hyzmu1fq1NVCxkM/vlqhVH2kV69qUHRSf0pa3fbA 8Bzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=j38cZRPyUS7hH+g8Eg4C8yVG0iuC9xIh/cUsjsJy84s=; b=iRLKHNhW58kXVpV8gO2onz44VIJyvDAidJ5Cc/n2gkrajs0hrpf1hq5lv4+wpGqLdP TImYJFPKzC67ZwvZqEOrFhIr9XB0TFFdvHJuo5h5jn0TTKpYzk07RMsLEBidX6liQ6iB yQesbHxxSfLs4aYmDsO8tC7Tjf/75sMggxysJdFTA1sfpjbr0cMgXkJIDalG3+sD1IW1 qnZS+lhKfG55eW0gxr2DfaW1DeBgSm6ngYHAqv+1XIAgIn081JOQiZSfzoUwVauA7YbC t/feWulGpQp+ywwNfSqxrBShRt5nfWxi6QaPdHbAw+iqCKvFIDG55eL4bt/fPTaWvT9H O3jg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=BnA2VpXy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o1si22354363jat.48.2021.05.17.23.42.41; Mon, 17 May 2021 23:42:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=BnA2VpXy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241709AbhEQOwR (ORCPT + 99 others); Mon, 17 May 2021 10:52:17 -0400 Received: from mail.kernel.org ([198.145.29.99]:56784 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241309AbhEQOoX (ORCPT ); Mon, 17 May 2021 10:44:23 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id C4F5961961; Mon, 17 May 2021 14:20:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1621261247; bh=diepQ4xIh+5/x+btqUtYJL380QapuwxQy0qfdc/3hc8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=BnA2VpXytr34pTA3prUQjfb3P2r+dLnQJvIjB93IQSX/5sJhYOcRFiz44ykQW1jnn ByDXpZ1MobFLTblgIkW6msG0mwBMMrt49CQeOrCQepJ6+USovkeGKH3XKB+34u6AmX Xsm7HZSbSG1C9a14Wun8Sv3NISGdyv0R8Ynz0ytY= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Sasha Levin Subject: [PATCH 5.4 024/141] pinctrl: samsung: use int for register masks in Exynos Date: Mon, 17 May 2021 16:01:16 +0200 Message-Id: <20210517140243.573378828@linuxfoundation.org> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210517140242.729269392@linuxfoundation.org> References: <20210517140242.729269392@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Krzysztof Kozlowski [ Upstream commit fa0c10a5f3a49130dd11281aa27e7e1c8654abc7 ] The Special Function Registers on all Exynos SoC, including ARM64, are 32-bit wide, so entire driver uses matching functions like readl() or writel(). On 64-bit ARM using unsigned long for register masks: 1. makes little sense as immediately after bitwise operation it will be cast to 32-bit value when calling writel(), 2. is actually error-prone because it might promote other operands to 64-bit. Addresses-Coverity: Unintentional integer overflow Signed-off-by: Krzysztof Kozlowski Reviewed-by: Sylwester Nawrocki Link: https://lore.kernel.org/r/20210408195029.69974-1-krzysztof.kozlowski@canonical.com Signed-off-by: Linus Walleij Signed-off-by: Sasha Levin --- drivers/pinctrl/samsung/pinctrl-exynos.c | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c index 84501c785473..1cf31fe2674d 100644 --- a/drivers/pinctrl/samsung/pinctrl-exynos.c +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c @@ -55,7 +55,7 @@ static void exynos_irq_mask(struct irq_data *irqd) struct exynos_irq_chip *our_chip = to_exynos_irq_chip(chip); struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); unsigned long reg_mask = our_chip->eint_mask + bank->eint_offset; - unsigned long mask; + unsigned int mask; unsigned long flags; spin_lock_irqsave(&bank->slock, flags); @@ -83,7 +83,7 @@ static void exynos_irq_unmask(struct irq_data *irqd) struct exynos_irq_chip *our_chip = to_exynos_irq_chip(chip); struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); unsigned long reg_mask = our_chip->eint_mask + bank->eint_offset; - unsigned long mask; + unsigned int mask; unsigned long flags; /* @@ -474,7 +474,7 @@ static void exynos_irq_eint0_15(struct irq_desc *desc) chained_irq_exit(chip, desc); } -static inline void exynos_irq_demux_eint(unsigned long pend, +static inline void exynos_irq_demux_eint(unsigned int pend, struct irq_domain *domain) { unsigned int irq; @@ -491,8 +491,8 @@ static void exynos_irq_demux_eint16_31(struct irq_desc *desc) { struct irq_chip *chip = irq_desc_get_chip(desc); struct exynos_muxed_weint_data *eintd = irq_desc_get_handler_data(desc); - unsigned long pend; - unsigned long mask; + unsigned int pend; + unsigned int mask; int i; chained_irq_enter(chip, desc); -- 2.30.2