Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1715495pxj; Wed, 19 May 2021 12:10:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyjHtJPcoIDgAQ4NxrqDKWIIR6kPncVVY0Dt72hpqzy+xMvkF38ES6cfb0Q9SflyBepV7GS X-Received: by 2002:a17:907:72c3:: with SMTP id du3mr705467ejc.194.1621451459707; Wed, 19 May 2021 12:10:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621451459; cv=none; d=google.com; s=arc-20160816; b=t9PYkJrXX9NQfKZVRy9rwe2iPbZq60+h8MB9Fb7QGl+hfmZqN4xOwjYGwDE5v3VrDL 63UiMvcf5PqVOdEqMYVymCkiwbQtogvPE3IuhqfPThO4MauEt82mqpMTdQAn69+Ktni1 CcGhVOy55u9ChkabNI59iD5UC4TBBrmHyZnnwu+Bh/htKwf0XDYa0gj0CiaeXfswD6gI U6HKHncFC1fn+w3Q+5iz8j6CrppkcxAZU4jpBAVNce7FVQn6YjhVgVFko7PjgFzu0Po2 i5EU6O48uwPvv7yCTDjEnb4MRHctGsHPwyCnPR4ZFkVzs1l47JXJp3eXee+35bYPW1T/ 22DA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=mnv8F8uuj2iGeObVVsabQBsjZH5xCx4JzTz8peGn5X8=; b=UXHswAg7GsegGuqNYqtcmp5tmOV9n0SC4rJpqIzht3FInwYL8NPE8KynPnrS/WMZpf XHfZsDb+o8uKiXS7O/lVmGu5cwGvtzCl4NXR46wAAHJccqggBukOMqnIaYYheBTUezCf n6RRhbuIyRX0KaPGFyrc5RWdMRMhXGaI5QvBoA/PE7h5xjWvp7D5QASC2N71bF7inkTO 67GrzUBYFP6lAFs3CS4M7FQ7aTxdbBDjjeG0AZ3OxOgIfXrKpLAVyPZAGe8PjesVnruX htJzw4sX8BhXSsCVXnUT1te4uxBR9RbXePIOTSaLJSS/utD1weQp9kKTWs/XgCKIaq2P bThw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Y+RMOePP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lz18si408383ejb.32.2021.05.19.12.10.34; Wed, 19 May 2021 12:10:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Y+RMOePP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235734AbhESER2 (ORCPT + 99 others); Wed, 19 May 2021 00:17:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43142 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239977AbhESERY (ORCPT ); Wed, 19 May 2021 00:17:24 -0400 Received: from mail-pl1-x62e.google.com (mail-pl1-x62e.google.com [IPv6:2607:f8b0:4864:20::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 80A6CC0613CE for ; Tue, 18 May 2021 21:16:04 -0700 (PDT) Received: by mail-pl1-x62e.google.com with SMTP id i6so1448110plt.4 for ; Tue, 18 May 2021 21:16:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=mnv8F8uuj2iGeObVVsabQBsjZH5xCx4JzTz8peGn5X8=; b=Y+RMOePPmr4kW5SydrzVYc81VRZiT9Pdaw7+lMi1c/3VQAJnwsVKJZ+Owg4oqkoImN VQ/xQHlYqld5wGmU3OvkCbAK6+LLB12H9EfoDb8qfgMLqCfFItZMQjUX1NhPRHHb0zg4 u3ALxImkgMy4kfxfidk4xgaKDK/53HBYifOz5BQMJZL75y1MJ+cFXmGu+VgTSMkvT274 64uQuhmXUWh9sb5p7LndkI/DAoEuUOfLL2At1xAMn88XQ/8H+jssdSXFofc3ef1vzkdb /tmX5nIfzFoAcKgfrMlZz2GElZHwA6QkrsYvzmUwL19070gJ+1AYJ+pfQbYkzz8Ped4B 98ZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=mnv8F8uuj2iGeObVVsabQBsjZH5xCx4JzTz8peGn5X8=; b=a550Df+fUlCb7cZUq6ST2fgHP2lX8uzhvag1bxmDj30X2WPPHM0TlMg37L51lr0f2O BpirW+XUZLfMtP9wK7/3rlc52LrY491GAAOwAaFJUFrZ5uOx5P8pNFAuU/AAG/FM2UJ7 e0yn56u/HTAMQiSCQCMEJrNqw1L8nFhyiq2vSN0cxfBXZgEXnixYC0sPf1daz7syOkNJ 7waDbr9n3Xk8y8cYDZKrS/KZCoV3OsZUH+117YXnt47PbbPaW0vsZsA4h0+9qiOmiPPO p7u2V6JFMCzLibIhE+zPJpxCiooxjs4StmXwzxQySbbvwl8gkDl6TKdmeyjbPKYRSarp irUQ== X-Gm-Message-State: AOAM5305wTGhaLp8SnDd4YkciEw9tzl4tMKSvbSHb6c9pLOb3TLc9IOI lDdRvvySBKjSLs5bMOe8YIaalA== X-Received: by 2002:a17:902:a58b:b029:ee:d13a:2642 with SMTP id az11-20020a170902a58bb02900eed13a2642mr8544241plb.35.1621397764039; Tue, 18 May 2021 21:16:04 -0700 (PDT) Received: from localhost ([103.207.71.35]) by smtp.gmail.com with ESMTPSA id n23sm811091pff.93.2021.05.18.21.16.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 May 2021 21:16:03 -0700 (PDT) From: Leo Yan To: Arnaldo Carvalho de Melo , John Garry , Will Deacon , Mathieu Poirier , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , James Clark , Al Grant , linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Leo Yan Subject: [PATCH v2 3/4] perf arm-spe: Enable timestamp for per-cpu mode Date: Wed, 19 May 2021 12:15:45 +0800 Message-Id: <20210519041546.1574961-4-leo.yan@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210519041546.1574961-1-leo.yan@linaro.org> References: <20210519041546.1574961-1-leo.yan@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org For per-cpu mmap, it should enable timestamp tracing for Arm SPE; this is helpful for samples correlation. To automatically enable the timestamp, a helper arm_spe_set_timestamp() is introduced for setting "ts_enable" format bit. Signed-off-by: Leo Yan Reviewed-by: James Clark Tested-by: James Clark --- tools/perf/arch/arm64/util/arm-spe.c | 33 ++++++++++++++++++++++++++-- 1 file changed, 31 insertions(+), 2 deletions(-) diff --git a/tools/perf/arch/arm64/util/arm-spe.c b/tools/perf/arch/arm64/util/arm-spe.c index 4c916626c203..bacdf366040d 100644 --- a/tools/perf/arch/arm64/util/arm-spe.c +++ b/tools/perf/arch/arm64/util/arm-spe.c @@ -14,6 +14,7 @@ #include "../../../util/cpumap.h" #include "../../../util/event.h" #include "../../../util/evsel.h" +#include "../../../util/evsel_config.h" #include "../../../util/evlist.h" #include "../../../util/session.h" #include // page_size @@ -32,6 +33,29 @@ struct arm_spe_recording { struct evlist *evlist; }; +static void arm_spe_set_timestamp(struct auxtrace_record *itr, + struct evsel *evsel) +{ + struct arm_spe_recording *ptr; + struct perf_pmu *arm_spe_pmu; + struct evsel_config_term *term = evsel__get_config_term(evsel, CFG_CHG); + u64 user_bits = 0, bit; + + ptr = container_of(itr, struct arm_spe_recording, itr); + arm_spe_pmu = ptr->arm_spe_pmu; + + if (term) + user_bits = term->val.cfg_chg; + + bit = perf_pmu__format_bits(&arm_spe_pmu->format, "ts_enable"); + + /* Skip if user has set it */ + if (bit & user_bits) + return; + + evsel->core.attr.config |= bit; +} + static size_t arm_spe_info_priv_size(struct auxtrace_record *itr __maybe_unused, struct evlist *evlist __maybe_unused) @@ -121,9 +145,14 @@ static int arm_spe_recording_options(struct auxtrace_record *itr, */ evlist__to_front(evlist, arm_spe_evsel); - /* In the case of per-cpu mmaps, sample CPU for AUX event. */ - if (!perf_cpu_map__empty(cpus)) + /* + * In the case of per-cpu mmaps, sample CPU for AUX event; + * also enable the timestamp tracing for samples correlation. + */ + if (!perf_cpu_map__empty(cpus)) { evsel__set_sample_bit(arm_spe_evsel, CPU); + arm_spe_set_timestamp(itr, arm_spe_evsel); + } /* Add dummy event to keep tracking */ err = parse_events(evlist, "dummy:u", NULL); -- 2.25.1