Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp89174pxj; Thu, 20 May 2021 05:12:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyfNBakzHVLzp6j0cSYBGUO8s6xmAtJRLegK/ZXG/lG+XBsbyj5OcRBM3+wFhi3s3AuQXZX X-Received: by 2002:a50:9549:: with SMTP id v9mr145808eda.312.1621512750994; Thu, 20 May 2021 05:12:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621512750; cv=none; d=google.com; s=arc-20160816; b=ULQn2S2cpLjZKZ1UH68yyCVbq6GXZdlQi7NRmI2vvBBDYbD1ZR9JFRntVQ4pJ1ihL2 jxOstWIrWGDWPPu9XOTpXjcUQfmzBHqLwPnaWwUxHT1chW707RauaTvsLG42ryFDbs3n OVwpC74FHKwnPXGBYYz+s4BIeWEeTtPe1gqbJYli5zoOh9jn236S5OnhRVkJsR73A009 SpJIO/9Xgjh2X3I+oJf5RO3yEvqUCUE6T4QvV3FVIsoWn7XyMLeug70/0ZsSh3awJ73P 3QwMUyoSBNnqLbzjlMiUTmwpvvnxegPV4k5NMpmYcV0/t5N7Md//9tEg31wEa2uV8lOh e9jw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=m/RdGTpHpIlnNqukYMSfOi40wGs3gJ2bxRFA/p/HWmc=; b=iMPm3Q+UAB9dGAgEcHSxVFe7KCrOSTHSc4Tl9FgUUrpuS52VcL8RQCB94+w2SawgZp 0yagdGp2BBJr3p7GbZX3FniJ1V06fIWt8n42wPTKZyh86twcDkUNlfFAGxU24qWxHr4/ DYWKDQyqliY53ueZSxeQPqgl1JZCwjfgr1axVbAi55GL6CYRU3JycKkz6gLq4zJ9Le4N 2cGNg4k/EMFUKvO/BBW/DBh9ExWgKggNPOJzuuEQ9MD2BNqRxZCSIQGhNGcU1n08ddrT WHO9NLMtfa/sCNh+k+PuOXZxpG0BoW1aFFikP0Cxyd57f1YMjUPdDZBGKCWQ8bcAo+Ar /URg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Vhj8ZxDn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x2si2548058ejs.198.2021.05.20.05.12.06; Thu, 20 May 2021 05:12:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Vhj8ZxDn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234606AbhETMId (ORCPT + 99 others); Thu, 20 May 2021 08:08:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51190 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237423AbhETMIU (ORCPT ); Thu, 20 May 2021 08:08:20 -0400 Received: from mail-pl1-x634.google.com (mail-pl1-x634.google.com [IPv6:2607:f8b0:4864:20::634]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BC088C06EA71 for ; Thu, 20 May 2021 03:39:44 -0700 (PDT) Received: by mail-pl1-x634.google.com with SMTP id z4so6590486plg.8 for ; Thu, 20 May 2021 03:39:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=m/RdGTpHpIlnNqukYMSfOi40wGs3gJ2bxRFA/p/HWmc=; b=Vhj8ZxDnRnFsKkjgvE0jTxFiP9E6eGyLcgWFUbcEE6BPCOaYrfiee/sSxQ3bZ3EmIA 8qUPu2mopXJqA5KvDOG7fLjhRNErG+GGUFexzHbLH4YKa69rcXjN0GBvGE1rsIY05p2e VROBlatX93nO4HEMcczfdE1W935uS1GxpIkkQGV0VWsWo71UQYT7Tq39t5h0jiz88DUu q13f+kH8jZmY1bdai6bxM2NpJ4rOaf/sGrOVZ3+cn8Z5zd9zHRc5AIobTBTe0Q7cq/zo GkW4aBUXx17jLCVVrC8mDrHyqSPGRU0oaLUS2156S3ymDUAjA0k6rDXw736AH2PngNEw ENdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=m/RdGTpHpIlnNqukYMSfOi40wGs3gJ2bxRFA/p/HWmc=; b=t+cWdSUBdKu3LDliX1jF06bpiErwyWltGAdpybjRdRIRkTAMP43U3gjvPxtjZTAkRg JJ6B7UW7eSbSlouP4Fg6IIMjBhIwH/cUO1v/Aof7V+FSv4UQS6SKKtObjjAgJP6zDTeT kO4q7ps5n4HA7Csghw3TcNZhp/UtLCeWH6iLlgvOfi2aq690/zghfo8TQLaUBIMyxuRl QgMeslZciobVrDmDWA8A4hIHsjZTReo+q/lBudnVxlX5R5Hw13pb5gWSI/c8OhQn6nqO HRciJxUZ1vTDUQkx74eBNSazlbuewfEclPIQoQDw2txpZts1p42KqYZaXFEKp+wpQYag aBpg== X-Gm-Message-State: AOAM530iszDSJbj5DdAAhAYXxW6Dbe3uD0ggZ4BVlJufUHyQUYcGNOll 6maX4ZwOavfkMIieTLk7P1wDFHJxrlTKVzw91XoLUg== X-Received: by 2002:a17:902:b70f:b029:f4:5445:cd9f with SMTP id d15-20020a170902b70fb02900f45445cd9fmr5262680pls.32.1621507184286; Thu, 20 May 2021 03:39:44 -0700 (PDT) MIME-Version: 1.0 References: <20210511180728.23781-1-jonathan@marek.ca> <20210511180728.23781-6-jonathan@marek.ca> In-Reply-To: <20210511180728.23781-6-jonathan@marek.ca> From: Robert Foss Date: Thu, 20 May 2021 12:39:33 +0200 Message-ID: Subject: Re: [PATCH 05/17] media: camss: csid-170: don't enable unused irqs To: Jonathan Marek Cc: MSM , Andrey Konovalov , Todor Tomov , Andy Gross , Bjorn Andersson , Mauro Carvalho Chehab , Hans Verkuil , "open list:QUALCOMM CAMERA SUBSYSTEM DRIVER" , open list Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 11 May 2021 at 20:08, Jonathan Marek wrote: > > csid_isr() only checks for the reset irq, so enabling any other irqs > doesn't make sense. The "RDI irq" comment is also wrong, the register > should be CSID_CSI2_RDIN_IRQ_MASK. Without this fix there may be an > excessive amount of irqs. > > Fixes: eebe6d00e9bf ("media: camss: Add support for CSID hardware version Titan 170") > Signed-off-by: Jonathan Marek > --- > drivers/media/platform/qcom/camss/camss-csid-170.c | 6 ------ > 1 file changed, 6 deletions(-) > > diff --git a/drivers/media/platform/qcom/camss/camss-csid-170.c b/drivers/media/platform/qcom/camss/camss-csid-170.c > index a81cc94c075f..2bc695819919 100644 > --- a/drivers/media/platform/qcom/camss/camss-csid-170.c > +++ b/drivers/media/platform/qcom/camss/camss-csid-170.c > @@ -443,12 +443,6 @@ static void csid_configure_stream(struct csid_device *csid, u8 enable) > val |= 1 << CSI2_RX_CFG1_MISR_EN; > writel_relaxed(val, csid->base + CSID_CSI2_RX_CFG1); // csi2_vc_mode_shift_val ? > > - /* error irqs start at BIT(11) */ > - writel_relaxed(~0u, csid->base + CSID_CSI2_RX_IRQ_MASK); > - > - /* RDI irq */ > - writel_relaxed(~0u, csid->base + CSID_TOP_IRQ_MASK); > - > val = 1 << RDI_CTRL_HALT_CMD; > writel_relaxed(val, csid->base + CSID_RDI_CTRL(0)); > } Reviewed-by: Robert Foss