Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp856360pxj; Fri, 21 May 2021 00:16:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxdJEvmtMsm9xWnj/BOyR5crSj4y19vE3YrmQP3a84NAknobIQhzO40FVZLl0EE3EITBdwY X-Received: by 2002:a17:906:a1cb:: with SMTP id bx11mr9156687ejb.115.1621581403646; Fri, 21 May 2021 00:16:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621581403; cv=none; d=google.com; s=arc-20160816; b=MVL7Yp1eSuBRHz/tySJxvczgpR7kRYohyoHeCWxAxRUxe8r/J4Y5Gc4rvvPbx9LJGJ MKbSMwsGQHlHNo/qMkregQiO36sbAnp0AX8iqn0BPLJYuAObYm4Pu6kd7Ry5YI2cYmO5 FnqVR7SePlTIcm/NrqmTIlC5hURw1pON0ArV56ZQMipT8fOlPp3pmWKUqyPXWnymyV8W aCCk2GI0+NN6kS7i3RVRbZmEY/IfyFvdddUeXMi2gfSMPmWLDXDWTjobo5xITKBGEsnc 3kUeo9OMyF4QzgW7IPj/e369YHliFKhA23Dsfe01Eflp318m3RFrKzhMlc2f/Qz1pLw0 TzJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=8UnW4lL464SupfU+ewTqWUOAJiPxxvepRI6nrJy0aog=; b=k0SQPNfQIJ/SthmzAWMPGqjmo+LoI29mWlQm9Nv8pjiuegysojp4kfNE8c6dOhLBQr 3kMjB3pq454YPOtN5FZK6tMeZ7jWvaHKbGEXP+hCVCkCLgAtzz6drsqY/Sz3b7TG7c65 bnIvI2fCBkFxrCfI1Fl8d9ZSSU9X2IiIOE3P71E+sfl9SzoXgpHIrKKO9oiCWcYoilwb M+GPev1n85H1DFKF8Bkz0+BBVupyR9Oy/Ccu4K2EHW6GJBqRXTNbhCl2vkMd0t/VHSRl 3hH6K84EiOEAB5IsMVgWdEjEAbHdGuKZVHePGAk93m4pb0JyZMjYUAjV8aiZLaLAy6RG m09g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=rpvbE82x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k22si5335822ejc.431.2021.05.21.00.16.21; Fri, 21 May 2021 00:16:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=rpvbE82x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238056AbhETTXN (ORCPT + 99 others); Thu, 20 May 2021 15:23:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37966 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236838AbhETTXM (ORCPT ); Thu, 20 May 2021 15:23:12 -0400 Received: from mail-oo1-xc29.google.com (mail-oo1-xc29.google.com [IPv6:2607:f8b0:4864:20::c29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 59411C061574 for ; Thu, 20 May 2021 12:21:51 -0700 (PDT) Received: by mail-oo1-xc29.google.com with SMTP id e27-20020a056820061bb029020da48eed5cso4030431oow.10 for ; Thu, 20 May 2021 12:21:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=8UnW4lL464SupfU+ewTqWUOAJiPxxvepRI6nrJy0aog=; b=rpvbE82xTDInyVqe9a45WfFep9oOZcNx01b+vjen1B9hHI5mWk7mzo5TXi68TdsRwR ZjltyDrBegL8B0VN0n2C6rxEXaAG9NqMbnvbDnkYhZFmBBvqNTpYSqmL5CBiLE1iCh1Q 4hwWkNuAdhi7hXZWnRp/W3s6s1sgWBHCgIg6qt04aUDgt1SLuc4CFlp0eRxSw2hJ8BUQ gmMkxMJu3f3+W7FZapF1QzS0qEbsU0weCflW6xye/+jU52D1ayVCwuDWsANo9ZQiw42Z 2OSTNhuZAtzDfE9HofU/Y2ANZ8JE1sTRx9/zg8pI+QUkJVIlTp5TniFEDgz0W1M5OIQ4 rqmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=8UnW4lL464SupfU+ewTqWUOAJiPxxvepRI6nrJy0aog=; b=gKKtaChTVAunl1H0jWX9T03LcA04QTDvUJCOgOFh9z4rL2ARv50m61crsEM6uRkBzx j1R0Qj7IHVzk9WQZCLS8hLHwiY7Yq5NmOtqYBTs/wIufPhAlrgWiqFoV8R8FgPVrPOWD 3285o2Y1lIZojTD95jnDeBUSyUkWcMfZGYdkesfZQiqvp/nmBDGFUYzt/KkuGSEspO6F wc2ixJYqiHD4vGFnGXHV2HaNQAWR51inuKE8yRNmkTtNwerVvGkEfZHez0mh5HZ8Vr0+ Ghqm2OPP4WkLUx+Az+uERggEFTObdi2WDCgfQv//yNy6VsFVP/IJ2hYDDf39AETM8myb pLmw== X-Gm-Message-State: AOAM532AAfGU6Z9dC58ZBPKQQj29UMHREfFciEJQvXvv1dl8QEnqAqCb L7mEz5NHz/URGJQkqDvTgQS2XJc1QEeHlII8KTA= X-Received: by 2002:a4a:d004:: with SMTP id h4mr4982728oor.90.1621538510749; Thu, 20 May 2021 12:21:50 -0700 (PDT) MIME-Version: 1.0 References: <20210520120248.3464013-1-lee.jones@linaro.org> <20210520120248.3464013-31-lee.jones@linaro.org> In-Reply-To: <20210520120248.3464013-31-lee.jones@linaro.org> From: Alex Deucher Date: Thu, 20 May 2021 15:21:39 -0400 Message-ID: Subject: Re: [PATCH 30/38] drm/amd/amdgpu/gfx_v9_4_2: Mark functions called by reference as static To: Lee Jones Cc: David Airlie , LKML , amd-gfx list , Maling list - DRI developers , Alex Deucher , =?UTF-8?Q?Christian_K=C3=B6nig?= Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Applied. Thanks! On Thu, May 20, 2021 at 8:03 AM Lee Jones wrote: > > Fixes the following W=3D1 kernel build warning(s): > > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c:1008:5: warning: no previous pro= totype for =E2=80=98gfx_v9_4_2_query_ras_error_count=E2=80=99 [-Wmissing-pr= ototypes] > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c:1054:6: warning: no previous pro= totype for =E2=80=98gfx_v9_4_2_reset_ras_error_count=E2=80=99 [-Wmissing-pr= ototypes] > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c:1063:5: warning: no previous pro= totype for =E2=80=98gfx_v9_4_2_ras_error_inject=E2=80=99 [-Wmissing-prototy= pes] > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c:1133:6: warning: no previous pro= totype for =E2=80=98gfx_v9_4_2_query_ras_error_status=E2=80=99 [-Wmissing-p= rototypes] > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c:1143:6: warning: no previous pro= totype for =E2=80=98gfx_v9_4_2_reset_ras_error_status=E2=80=99 [-Wmissing-p= rototypes] > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c:1153:6: warning: no previous pro= totype for =E2=80=98gfx_v9_4_2_enable_watchdog_timer=E2=80=99 [-Wmissing-pr= ototypes] > > Cc: Alex Deucher > Cc: "Christian K=C3=B6nig" > Cc: David Airlie > Cc: Daniel Vetter > Cc: amd-gfx@lists.freedesktop.org > Cc: dri-devel@lists.freedesktop.org > Signed-off-by: Lee Jones > --- > drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c | 14 +++++++------- > 1 file changed, 7 insertions(+), 7 deletions(-) > > diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c b/drivers/gpu/drm/am= d/amdgpu/gfx_v9_4_2.c > index dbad9ef002d59..87ec96a18a5dd 100644 > --- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c > +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_2.c > @@ -1641,8 +1641,8 @@ static int gfx_v9_4_2_query_utc_edc_count(struct am= dgpu_device *adev, > return 0; > } > > -int gfx_v9_4_2_query_ras_error_count(struct amdgpu_device *adev, > - void *ras_error_status) > +static int gfx_v9_4_2_query_ras_error_count(struct amdgpu_device *adev, > + void *ras_error_status) > { > struct ras_err_data *err_data =3D (struct ras_err_data *)ras_erro= r_status; > uint32_t sec_count =3D 0, ded_count =3D 0; > @@ -1690,7 +1690,7 @@ static void gfx_v9_4_2_reset_ea_err_status(struct a= mdgpu_device *adev) > mutex_unlock(&adev->grbm_idx_mutex); > } > > -void gfx_v9_4_2_reset_ras_error_count(struct amdgpu_device *adev) > +static void gfx_v9_4_2_reset_ras_error_count(struct amdgpu_device *adev) > { > if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) > return; > @@ -1699,7 +1699,7 @@ void gfx_v9_4_2_reset_ras_error_count(struct amdgpu= _device *adev) > gfx_v9_4_2_query_utc_edc_count(adev, NULL, NULL); > } > > -int gfx_v9_4_2_ras_error_inject(struct amdgpu_device *adev, void *inject= _if) > +static int gfx_v9_4_2_ras_error_inject(struct amdgpu_device *adev, void = *inject_if) > { > struct ras_inject_if *info =3D (struct ras_inject_if *)inject_if; > int ret; > @@ -1772,7 +1772,7 @@ static void gfx_v9_4_2_query_utc_err_status(struct = amdgpu_device *adev) > } > } > > -void gfx_v9_4_2_query_ras_error_status(struct amdgpu_device *adev) > +static void gfx_v9_4_2_query_ras_error_status(struct amdgpu_device *adev= ) > { > if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) > return; > @@ -1782,7 +1782,7 @@ void gfx_v9_4_2_query_ras_error_status(struct amdgp= u_device *adev) > gfx_v9_4_2_query_sq_timeout_status(adev); > } > > -void gfx_v9_4_2_reset_ras_error_status(struct amdgpu_device *adev) > +static void gfx_v9_4_2_reset_ras_error_status(struct amdgpu_device *adev= ) > { > if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) > return; > @@ -1792,7 +1792,7 @@ void gfx_v9_4_2_reset_ras_error_status(struct amdgp= u_device *adev) > gfx_v9_4_2_reset_sq_timeout_status(adev); > } > > -void gfx_v9_4_2_enable_watchdog_timer(struct amdgpu_device *adev) > +static void gfx_v9_4_2_enable_watchdog_timer(struct amdgpu_device *adev) > { > uint32_t i; > uint32_t data; > -- > 2.31.1 >