Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1007545pxj; Fri, 21 May 2021 04:25:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzW+HQLFoonxqvArWmFGZws/WY5YqMxzVJwQFyUVD61dVCGt92tA8TBV8aRYI+jG4EPrA/p X-Received: by 2002:a17:907:62a7:: with SMTP id nd39mr9853639ejc.502.1621596340298; Fri, 21 May 2021 04:25:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621596340; cv=none; d=google.com; s=arc-20160816; b=zOjcqEM5ElD8BdmrUTS8zV86GnnPzk3oFxJqnPATwZw3fT+mzMQ4XLsZkOOF7ShnPM umGZESxeUPMCDf1yiX8wHafhaetf139CkD7LCmXzsEUvXlpPfXYc/gJ0e8UI/x6pTI9O 1yj+vn47Qnu6R2blEPhfTCEdxT1scSzhSoILm1L0fStsDBEx5WcQ/k1Cg6Kv5URuwD/m R34tbA2b/TVDvOsDtaTnfG/WvU5kPp1w8EgIckrjvUsT2RHWm9CS9nI0DegBnbefPMrS VjKYGE3MImXXdZbdO2RM4sr6A4nlcA77aqg1O0xcqI4thn4ichTbpJ60KzDeh4fpTXGV OuUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=6ihpFGC6IZkbNYCUBcdG9BjzIH2up38N6qaqrpgQo2o=; b=MGjuhlVAQNwiZZcL5u4SAaqyHHnfBuQSgy8PngXJlSXP+HOSgIjpdxMjdnTg3Xa6yo CGORtKnB9pvmiCrDubz1RXoAojzxYlxTkflZgYLaOBjZjVIm2uYfDC0eIEdW4TYuSrDq 3Txyt/gCAbZDrw/rQ8NQwppXzYHl1uh5smOnhLXq2mkLqZlFvbw+ZEGhW+TyNdmP20le SpltpotcNMsSWmKKvINTO5hQY0N6ZP6Uyl8GlUlLGphjh3sbbLJaUr/WSjvmPkL8mAEs nv+QMv6DpZ7Jh3wGrIsKTU3npVLZXdLzc65wsxuhzmY5KSpnFUE5C6T+7h+jz80M2xEA MiDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=alibaba.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z19si5819070edq.486.2021.05.21.04.25.16; Fri, 21 May 2021 04:25:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=alibaba.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231451AbhEUJwC (ORCPT + 99 others); Fri, 21 May 2021 05:52:02 -0400 Received: from out30-45.freemail.mail.aliyun.com ([115.124.30.45]:39275 "EHLO out30-45.freemail.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230186AbhEUJwA (ORCPT ); Fri, 21 May 2021 05:52:00 -0400 X-Alimail-AntiSpam: AC=PASS;BC=-1|-1;BR=01201311R151e4;CH=green;DM=||false|;DS=||;FP=0|-1|-1|-1|0|-1|-1|-1;HT=alimailimapcm10staff010182156082;MF=jiapeng.chong@linux.alibaba.com;NM=1;PH=DS;RN=12;SR=0;TI=SMTPD_---0UZaz--9_1621590630; Received: from j63c13417.sqa.eu95.tbsite.net(mailfrom:jiapeng.chong@linux.alibaba.com fp:SMTPD_---0UZaz--9_1621590630) by smtp.aliyun-inc.com(127.0.0.1); Fri, 21 May 2021 17:50:36 +0800 From: Jiapeng Chong To: alexander.deucher@amd.com Cc: christian.koenig@amd.com, Xinhui.Pan@amd.com, airlied@linux.ie, daniel@ffwll.ch, sumit.semwal@linaro.org, amd-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linaro-mm-sig@lists.linaro.org, Jiapeng Chong Subject: [PATCH] drm/amdgpu: Fix inconsistent indenting Date: Fri, 21 May 2021 17:50:28 +0800 Message-Id: <1621590628-75988-1-git-send-email-jiapeng.chong@linux.alibaba.com> X-Mailer: git-send-email 1.8.3.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Eliminate the follow smatch warning: drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c:449 sdma_v5_0_ring_emit_mem_sync() warn: inconsistent indenting. Reported-by: Abaci Robot Signed-off-by: Jiapeng Chong --- drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 13 ++++++------- 1 file changed, 6 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c index 75d7310..c45e1b0 100644 --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c @@ -440,20 +440,19 @@ static void sdma_v5_0_ring_emit_ib(struct amdgpu_ring *ring, */ static void sdma_v5_0_ring_emit_mem_sync(struct amdgpu_ring *ring) { - uint32_t gcr_cntl = - SDMA_GCR_GL2_INV | SDMA_GCR_GL2_WB | SDMA_GCR_GLM_INV | - SDMA_GCR_GL1_INV | SDMA_GCR_GLV_INV | SDMA_GCR_GLK_INV | - SDMA_GCR_GLI_INV(1); + uint32_t gcr_cntl = SDMA_GCR_GL2_INV | SDMA_GCR_GL2_WB | SDMA_GCR_GLM_INV | + SDMA_GCR_GL1_INV | SDMA_GCR_GLV_INV | SDMA_GCR_GLK_INV | + SDMA_GCR_GLI_INV(1); /* flush entire cache L0/L1/L2, this can be optimized by performance requirement */ amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_GCR_REQ)); amdgpu_ring_write(ring, SDMA_PKT_GCR_REQ_PAYLOAD1_BASE_VA_31_7(0)); amdgpu_ring_write(ring, SDMA_PKT_GCR_REQ_PAYLOAD2_GCR_CONTROL_15_0(gcr_cntl) | - SDMA_PKT_GCR_REQ_PAYLOAD2_BASE_VA_47_32(0)); + SDMA_PKT_GCR_REQ_PAYLOAD2_BASE_VA_47_32(0)); amdgpu_ring_write(ring, SDMA_PKT_GCR_REQ_PAYLOAD3_LIMIT_VA_31_7(0) | - SDMA_PKT_GCR_REQ_PAYLOAD3_GCR_CONTROL_18_16(gcr_cntl >> 16)); + SDMA_PKT_GCR_REQ_PAYLOAD3_GCR_CONTROL_18_16(gcr_cntl >> 16)); amdgpu_ring_write(ring, SDMA_PKT_GCR_REQ_PAYLOAD4_LIMIT_VA_47_32(0) | - SDMA_PKT_GCR_REQ_PAYLOAD4_VMID(0)); + SDMA_PKT_GCR_REQ_PAYLOAD4_VMID(0)); } /** -- 1.8.3.1