Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1071075pxj; Fri, 21 May 2021 05:56:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwVxzSU7hL0WxTFSfa1qGUIeyJrTbmw1tpJ3i003XBFMc1DBOheP8atEVkrIoPllGQ0PQ93 X-Received: by 2002:a17:906:5d0a:: with SMTP id g10mr10015553ejt.349.1621601771231; Fri, 21 May 2021 05:56:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621601771; cv=none; d=google.com; s=arc-20160816; b=b0r0j96KBoDiO5q2ZZ6TxKtHmgQd5X7kU4GhWdsYFnz8k2QFoBX84OtM1CUofwmKsS PUnMamv5uzv+riP7/IesBZjutFmNEkqop4zJJD2FsWFAQINKRkOR9j0DAHS7OGwtn//a JXJqoK7x4Ip+rW7Fsc6yX4Y3OToLZZPuHxf4a5+WuZ6h0MgC/tD85P91tuWN9htWArBU lB/YXjfyg+jvnIm2hsidJdsLXJgRgE2QsweE0Bn0i1ohetpGpMlZa3LZ921tDBFgST76 uJ9OmPikWnIzlS0gpHwBCwoNf6ReKSmB/z91N71/C3xt9Ldls1Yw+TlAITPJ0pvSYkPm SCSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Adf14ncrjrodc3yhLpKBh9lwrU9Em1C0P1H2vKXZ/iI=; b=iYR29lKLgUxchL2j5JDlqhThVTSetMESbDAGISGsZll51Jt9Kuv/Qe9PQAonhYD/V+ Oi3JPlMfX5XxbM+XaiJdx1Eg9nTUykk/LhOWXTDqntGB2zBIUyQUR2/XybG2/JZHPHdE HZel9uadn6DOTps7G7NMCBNxL/b6nlRFyMGJUpkSCM1/am91ynISEFQaln4cqyqVHN3p l2h9yUpvNPu1+5bWjQp8m8Q+ch3b79x+DW32mI/lCdYNff6GZyN+LJKJFLiZsBH6XyXm oeUE/Z55L8xJFuN2fNtLVBjcHo6acGbbL+fcmuspsqctTztHQnH8x7wXI6zBAjrVWcYA nbqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=RXyaAIs4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dh5si4991380edb.241.2021.05.21.05.55.47; Fri, 21 May 2021 05:56:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=RXyaAIs4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234099AbhEUMvX (ORCPT + 99 others); Fri, 21 May 2021 08:51:23 -0400 Received: from mail.kernel.org ([198.145.29.99]:33464 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230081AbhEUMvW (ORCPT ); Fri, 21 May 2021 08:51:22 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id AE40E6128A; Fri, 21 May 2021 12:49:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1621601399; bh=G6ouIauR05ZjrZdPDoLSgmtuQODfUpudDe0dhIJwxGg=; h=From:To:Cc:Subject:Date:From; b=RXyaAIs4G0Wi1Rot89jVxURym/6ZQSoS/jdA8GQctBWZDIgCvsVVQWExpQBN9oF+K HMEy6DtuwtA6mmNjtELemlALcpBAOWrRfq0gKd47AjhhQKIsWMoN/FdlBHSBno+/xr TP8FSI0GuhTUqrUYr0x6VMucqe0fv1oI9+6/NhuDPGdnxds2iSVdZuEU11Pubs3wou B1fv4Y2XlkPjG9D5BQvEPUxQZH5x8p+vXQb6P8HR+IbcJQiD/tMogtphEyCoIeb9ED LyqRj+2W2RVnyqc06wU879N3lQAw5wOoMnk8E/o+Ucla6GsnhUJQ0PVqfM4M3dwkpW ZsgAu2R9CDXkQ== From: Vinod Koul To: Rob Clark Cc: linux-arm-msm@vger.kernel.org, Bjorn Andersson , Vinod Koul , David Airlie , Daniel Vetter , Jonathan Marek , Dmitry Baryshkov , Abhinav Kumar , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, Rob Herring , devicetree@vger.kernel.org Subject: [RFC PATCH 00/13] drm/msm: Add Display Stream Compression Support Date: Fri, 21 May 2021 18:19:29 +0530 Message-Id: <20210521124946.3617862-1-vkoul@kernel.org> X-Mailer: git-send-email 2.26.3 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Display Stream Compression (DSC) compresses the display stream in host which is later decoded by panel. This series enables this for Qualcomm msm driver. This was tested on Google Pixel3 phone which use LGE SW43408 panel. The changes include adding DT properties for DSC then hardware blocks support required in DPU1 driver and support in encoder. We also add support in DSI and introduce required topology changes. In order for panel to set the DSC parameters we add dsc in drm_panel and set it from the msm driver. Complete changes which enable this for Pixel3 along with panel driver (not part of this series) and DT changes can be found at: git.linaro.org/people/vinod.koul/kernel.git pixel/dsc_rfc Comments welcome! Vinod Koul (13): drm/dsc: Add dsc pps header init function dt-bindings: msm/dsi: Document Display Stream Compression (DSC) parameters drm/msm/dsi: add support for dsc data drm/msm/disp/dpu1: Add support for DSC drm/msm/disp/dpu1: Add support for DSC in pingpong block drm/msm/disp/dpu1: Add DSC support in RM drm/msm/disp/dpu1: Add DSC for SDM845 to hw_catalog drm/msm/disp/dpu1: Add DSC support in hw_ctl drm/msm/disp/dpu1: Don't use DSC with mode_3d drm/msm/disp/dpu1: Add support for DSC in encoder drm/msm/disp/dpu1: Add support for DSC in topology drm/msm/dsi: Add support for DSC configuration drm/msm/dsi: Pass DSC params to drm_panel .../devicetree/bindings/display/msm/dsi.txt | 15 + drivers/gpu/drm/drm_dsc.c | 11 + drivers/gpu/drm/msm/Makefile | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 204 +++++++++++- .../gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h | 11 + .../drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c | 2 + .../gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 22 ++ .../gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 26 ++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c | 12 +- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.h | 2 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.c | 221 +++++++++++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.h | 79 +++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h | 13 + .../gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c | 32 ++ .../gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.h | 14 + drivers/gpu/drm/msm/disp/dpu1/dpu_kms.h | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_rm.c | 32 ++ drivers/gpu/drm/msm/disp/dpu1/dpu_rm.h | 1 + drivers/gpu/drm/msm/dsi/dsi.xml.h | 10 + drivers/gpu/drm/msm/dsi/dsi_host.c | 293 +++++++++++++++++- drivers/gpu/drm/msm/msm_drv.h | 32 ++ include/drm/drm_dsc.h | 16 + include/drm/drm_panel.h | 7 + 23 files changed, 1043 insertions(+), 14 deletions(-) create mode 100644 drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.c create mode 100644 drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.h -- 2.26.3