Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1441092pxj; Fri, 21 May 2021 14:31:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwJMVOriT7ezP2uGeH1QRiEOR0JoB2WAZwyrn6N43Ut+2Ty1qEUev2JV4cQPP6+mFFyTAy4 X-Received: by 2002:a05:6402:3512:: with SMTP id b18mr11214346edd.245.1621632663984; Fri, 21 May 2021 14:31:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621632663; cv=none; d=google.com; s=arc-20160816; b=KisldtKC4jB4PUbChKEQ8F+JTVTsENLws259RahIhJC/azGq+GSL4QAyKpPz2q55OW hgwOUp39Lw6UmQvaRLsDn3IIND+7iWsgixZJG2B/zcyPCcIEFCXED/mBNWxzH7uxhdHI /5ReHjNm3BEt9M1ovB4HYIQ9bdhgl2SCm4kquB7uPBjzPsVIgn8Qsa4YxrtnAfW5wcOn gj1KeVVaIrrfT2t5a3aE98bz3bvLGuzA0pvZfW1JliLlnKdgBUQ10RdF9JKvQgvB3V1C FKwrs4DRU8Tqk1ulOnt5SSvE085p2MAre/mDubZQqIkWuMONnLZfiUAu34Zm5Gii5/K7 pHkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:user-agent:from :references:in-reply-to:mime-version:dkim-signature; bh=AZ3l/zxIL/NOMMAmXJkqt/4UgOSejxRM3iDClSSiQdU=; b=igWSGC7aV91HBtxpCERRz/oR82uo6wOkarbheuWh3cAXWNuB+GCcIoaz5JOOSbujf/ vNn0qKQvlCLOl+kLnLIcq/796hjVcVRbo7laVjKFP9tUZ1SiMk8pUOGJ5CkmiXK7NYwi tSvh/hMG/GNoh8cohoumjZqLtmXw5vK93hjlyXuau2gOPRIQ/fDQnmxcjmrt38bEEyCf 2ehyLzKSjFDkt3kjYrZrdZp2+ucTyk0yCmk1yEkb0J57IwzoJspNTcDxvx3nw68SLptQ xi+kifrx6K7JaduuZ9ITxyCOUyvx8FjeDmTozw2E5P3Lk0V03Ud/jNL8G+ghwRZZdf0k aFkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=Ff8mkYy1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jz15si6202461ejc.316.2021.05.21.14.30.40; Fri, 21 May 2021 14:31:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=Ff8mkYy1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229939AbhEUUro (ORCPT + 99 others); Fri, 21 May 2021 16:47:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42460 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229979AbhEUUrn (ORCPT ); Fri, 21 May 2021 16:47:43 -0400 Received: from mail-oi1-x22d.google.com (mail-oi1-x22d.google.com [IPv6:2607:f8b0:4864:20::22d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2B684C0613CE for ; Fri, 21 May 2021 13:46:20 -0700 (PDT) Received: by mail-oi1-x22d.google.com with SMTP id d21so20832386oic.11 for ; Fri, 21 May 2021 13:46:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:in-reply-to:references:from:user-agent:date:message-id :subject:to:cc; bh=AZ3l/zxIL/NOMMAmXJkqt/4UgOSejxRM3iDClSSiQdU=; b=Ff8mkYy1VgMh+ceMv4OclUbb7dT8Vk6402dzIimQOhbqu+8TA44MKkV8ZAsriosUqz p06OopYcjGNJbv88PHqKd4WLTO0mgUVYJAdpRS6+rW9lVjMTLwwIRwq0f26LahOd3P/E oCTM1QXiK5KN5pZ2uMeUqH2/EttXU4R+sdix0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from :user-agent:date:message-id:subject:to:cc; bh=AZ3l/zxIL/NOMMAmXJkqt/4UgOSejxRM3iDClSSiQdU=; b=OWs508idVAdZLXSuIhIzC3+q+ncwm2HHfvDjPoDUgXM54ZI696JxkSIzMMQr3+AmTx T1hZmmjXGPEY/jH4wRY6jlg2ZvFNDGM8EUJ/uKdR2NiVfdw2evZMOkgbQD2RwKg7e/kw 16Vdc7UbVAKwkLsj+ZDu5OscsBtma7zNG4gLGW2f8aSNmKl1noeWKxaCI819ejWaXIth wCyuVX9zlJpTwptDA0RxOqQjLIjfhSDxrD/DPnGHdS7t//vkOnxIic9IJq693e+YZNL2 AMMF89iaBZEK2eqJnZBYZamzcipIJfhrVHWKVvaSi2MSFyjE/Tnd35EUOWPNG+rf4OGj hDag== X-Gm-Message-State: AOAM532n/rsjCqjB9Dokcm8OyMltD8rS5EN1jN20R0F0C8AY0l+OqejJ kphnNRUBuWleYWk9y3/p1UYhUsf0YvfhUYGR69knZg== X-Received: by 2002:aca:654d:: with SMTP id j13mr3612205oiw.125.1621629979564; Fri, 21 May 2021 13:46:19 -0700 (PDT) Received: from 753933720722 named unknown by gmailapi.google.com with HTTPREST; Fri, 21 May 2021 13:46:19 -0700 MIME-Version: 1.0 In-Reply-To: <1621592844-6414-4-git-send-email-mkrishn@codeaurora.org> References: <1621592844-6414-1-git-send-email-mkrishn@codeaurora.org> <1621592844-6414-4-git-send-email-mkrishn@codeaurora.org> From: Stephen Boyd User-Agent: alot/0.9.1 Date: Fri, 21 May 2021 13:46:19 -0700 Message-ID: Subject: Re: [PATCH v17 4/4] dt-bindings: msm/dp: Add bindings of MSM DisplayPort controller To: Krishna Manikandan , devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Cc: kalyan_t@codeaurora.org, tanmay@codeaurora.org, abhinavk@codeaurora.org, robdclark@gmail.com, bjorn.andersson@linaro.org, vinod.koul@linaro.org, dianders@chromium.org, khsieh@codeaurora.org, robh+dt@kernel.org, sean@poorly.run, robh@kernel.org, Chandan Uddaraju , Vara Reddy Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Krishna Manikandan (2021-05-21 03:27:24) > Add bindings for Snapdragon DisplayPort controller driver. > > Signed-off-by: Chandan Uddaraju > Signed-off-by: Vara Reddy > Signed-off-by: Tanmay Shah > Signed-off-by: Kuogee Hsieh > Signed-off-by: Krishna Manikandan > > Changes in V2: > -Provide details about sel-gpio > > Changes in V4: > -Provide details about max dp lanes > -Change the commit text > > Changes in V5: > -moved dp.txt to yaml file > > Changes in v6: > - Squash all AUX LUT properties into one pattern Property > - Make aux-cfg[0-9]-settings properties optional > - Remove PLL/PHY bindings from DP controller dts > - Add DP clocks description > - Remove _clk suffix from clock names > - Rename pixel clock to stream_pixel > - Remove redundant bindings (GPIO, PHY, HDCP clock, etc..) > - Fix indentation > - Add Display Port as interface of DPU in DPU bindings > and add port mapping accordingly. > > Chages in v7: > - Add dp-controller.yaml file common between multiple SOC > - Rename dp-sc7180.yaml to dp-controller-sc7180.yaml > - change compatible string and add SOC name to it. > - Remove Root clock generator for pixel clock > - Add assigned-clocks and assigned-clock-parents bindings > - Remove redundant properties, descriptions and blank lines > - Add DP port in DPU bindings > - Update depends-on tag in commit message and rebase change accordingly > > Changes in v8: > - Add MDSS AHB clock in bindings > > Changes in v9: > - Remove redundant reg-name property > - Change assigned-clocks and assigned-clocks-parents counts to 2 > - Use IRQ flags in example dts > > Changes in v10: > - Change title of this patch as it does not contain PLL bindings anymore > - Remove redundant properties > - Remove use of IRQ flag > - Fix ports property > > Changes in v11: > - add ports required of both #address-cells and #size-cells > - add required operating-points-v2 > - add required #sound-dai-cells > - add required power-domains > - update maintainer list > > Changes in v12: > - remove soc node from examples (Stephen Boyd) > - split dpu-sc7180.yaml changes to separate patch (Stephen Boyd) > > Changes in v13: > - add assigned-clocks > - add assigned-clock-parents > > Changes in v14: > - add reference for ports (Rob Herring) > > Changes in v15: > - drop common properties from ports (Rob Herring) > --- Reviewed-by: Stephen Boyd