Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1466633pxj; Fri, 21 May 2021 15:18:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxb7wumMoD0lih7iMzlMkDERn4k+J3bKWEfFZHx1rgJwS7Qr5ATS0KCmthQfcDJg7FduZQx X-Received: by 2002:a17:907:9208:: with SMTP id ka8mr12174655ejb.71.1621635492870; Fri, 21 May 2021 15:18:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621635492; cv=none; d=google.com; s=arc-20160816; b=kqTZfctA3ILOlkYY4jGbiHe0U3xaPnuRM5XBcHO8eA4ALCAW9+DTRBJ+6TRzN2Vd7K PUAESWeHU3REe/5VqddRXnqC+Grgm+mk9I+E3MVh1czfm7kn2FeCGE63Wvtk0Kzta0rg 9re9cT52m9LE/r9VojCb0oq5f88oDkCIrpq+FoDNFahJpgown1npY8RGsnVo4JvujekP qjOW2YnOvEb+akFI1NaGg05Zy/P4hV6m106N1oU/qF7hZzSL5d7wVnp+Q0d5WlfLu2FB WkdI/SiGfdFVBsnq/pFqxqXFjLs/THNTixyDpUbKwJeaXY4wOkQerG8AgtMHcyLahSuZ 6pZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=GPr/0S+m1ob4id8tSA5RztnMs5nETfuEn8uld+QO108=; b=GXteJEoF529TWX/Ih9Vi/urcNzEare9M3re+3BAV5QB7fbO8qDxIRzzBmCcuOuaZ6t NYUbcHK52Ufy+LIePL6+rTbn8djfM1NQF/LVJthSA3mVHwaF5dFX5cN3ecpmS5DrjasH rIqR6nL/sHzTINwZKqXnu/IefUkhHAks1t3FgjVbw8CQPqvQ7Gqx35sqEd4iIz0ysOEl vmdhWZR9ffCdfrJo1GjpSHRO2DbEhWCgdHnqupkGnePSg/kWjUSpr0e8Gq8ia8L77a4H HxxsXc1Vq1UPSN03d9AVNh/6cllm80xM+8ioD47C+63/mI76xJ8DMCrJv9AXKe5RZdpG 4/fw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hj20si6309527ejb.1.2021.05.21.15.17.49; Fri, 21 May 2021 15:18:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230461AbhEUWPu (ORCPT + 99 others); Fri, 21 May 2021 18:15:50 -0400 Received: from mga17.intel.com ([192.55.52.151]:65513 "EHLO mga17.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229976AbhEUWO6 (ORCPT ); Fri, 21 May 2021 18:14:58 -0400 IronPort-SDR: 7GEVsz4Y8nJ+JluE325EN+G+Zax4rYer1m5NvyiC8IG77UFb8O2yacTDAE7qvT/3Ayaz6Djnd9 FDDkFYck6CkQ== X-IronPort-AV: E=McAfee;i="6200,9189,9991"; a="181874423" X-IronPort-AV: E=Sophos;i="5.82,319,1613462400"; d="scan'208";a="181874423" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 May 2021 15:13:14 -0700 IronPort-SDR: w88fp65axB7GpYrVeLoembUWioEZ0RjZhca/2Sw146bVzQywRUkDON0fNoW6/rp4rpoTQaXKWn GYq07gaYfEzg== X-IronPort-AV: E=Sophos;i="5.82,319,1613462400"; d="scan'208";a="441116185" Received: from yyu32-desk.sc.intel.com ([143.183.136.146]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 May 2021 15:13:13 -0700 From: Yu-cheng Yu To: x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Andy Lutomirski , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Peter Zijlstra , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue , Dave Martin , Weijiang Yang , Pengfei Xu , Haitao Huang Cc: Yu-cheng Yu , "Kirill A . Shutemov" Subject: [PATCH v27 15/31] x86/mm: Shadow Stack page fault error checking Date: Fri, 21 May 2021 15:11:55 -0700 Message-Id: <20210521221211.29077-16-yu-cheng.yu@intel.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20210521221211.29077-1-yu-cheng.yu@intel.com> References: <20210521221211.29077-1-yu-cheng.yu@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Shadow stack accesses are those that are performed by the CPU where it expects to encounter a shadow stack mapping. These accesses are performed implicitly by CALL/RET at the site of the shadow stack pointer. These accesses are made explicitly by shadow stack management instructions like WRUSSQ. Shadow stacks accesses to shadow-stack mapping can see faults in normal, valid operation just like regular accesses to regular mappings. Shadow stacks need some of the same features like delayed allocation, swap and copy-on-write. Shadow stack accesses can also result in errors, such as when a shadow stack overflows, or if a shadow stack access occurs to a non-shadow-stack mapping. In handling a shadow stack page fault, verify it occurs within a shadow stack mapping. It is always an error otherwise. For valid shadow stack accesses, set FAULT_FLAG_WRITE to effect copy-on-write. Because clearing _PAGE_DIRTY (vs. _PAGE_RW) is used to trigger the fault, shadow stack read fault and shadow stack write fault are not differentiated and both are handled as a write access. Signed-off-by: Yu-cheng Yu Reviewed-by: Kees Cook Reviewed-by: Kirill A. Shutemov --- arch/x86/include/asm/trap_pf.h | 2 ++ arch/x86/mm/fault.c | 19 +++++++++++++++++++ 2 files changed, 21 insertions(+) diff --git a/arch/x86/include/asm/trap_pf.h b/arch/x86/include/asm/trap_pf.h index 10b1de500ab1..afa524325e55 100644 --- a/arch/x86/include/asm/trap_pf.h +++ b/arch/x86/include/asm/trap_pf.h @@ -11,6 +11,7 @@ * bit 3 == 1: use of reserved bit detected * bit 4 == 1: fault was an instruction fetch * bit 5 == 1: protection keys block access + * bit 6 == 1: shadow stack access fault * bit 15 == 1: SGX MMU page-fault */ enum x86_pf_error_code { @@ -20,6 +21,7 @@ enum x86_pf_error_code { X86_PF_RSVD = 1 << 3, X86_PF_INSTR = 1 << 4, X86_PF_PK = 1 << 5, + X86_PF_SHSTK = 1 << 6, X86_PF_SGX = 1 << 15, }; diff --git a/arch/x86/mm/fault.c b/arch/x86/mm/fault.c index 1c548ad00752..c5d777ed0fa3 100644 --- a/arch/x86/mm/fault.c +++ b/arch/x86/mm/fault.c @@ -1100,6 +1100,17 @@ access_error(unsigned long error_code, struct vm_area_struct *vma) (error_code & X86_PF_INSTR), foreign)) return 1; + /* + * Verify a shadow stack access is within a shadow stack VMA. + * It is always an error otherwise. Normal data access to a + * shadow stack area is checked in the case followed. + */ + if (error_code & X86_PF_SHSTK) { + if (!(vma->vm_flags & VM_SHADOW_STACK)) + return 1; + return 0; + } + if (error_code & X86_PF_WRITE) { /* write, present and write, not present: */ if (unlikely(!(vma->vm_flags & VM_WRITE))) @@ -1293,6 +1304,14 @@ void do_user_addr_fault(struct pt_regs *regs, perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS, 1, regs, address); + /* + * Clearing _PAGE_DIRTY is used to detect shadow stack access. + * This method cannot distinguish shadow stack read vs. write. + * For valid shadow stack accesses, set FAULT_FLAG_WRITE to effect + * copy-on-write. + */ + if (error_code & X86_PF_SHSTK) + flags |= FAULT_FLAG_WRITE; if (error_code & X86_PF_WRITE) flags |= FAULT_FLAG_WRITE; if (error_code & X86_PF_INSTR) -- 2.21.0