Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3044919pxj; Sun, 23 May 2021 19:48:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyJiCrfinA2Op4jAx21YcYo8nPpOXMLv2Hckolx7X8qCgpTUz1WqI7V+9yxkZO+ppuRzAvF X-Received: by 2002:a05:6602:2ccf:: with SMTP id j15mr10435976iow.56.1621824490720; Sun, 23 May 2021 19:48:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621824490; cv=none; d=google.com; s=arc-20160816; b=qnYC6jatHpnOEj6HlNdA08f1AC0JtRxbW+HzRq5RlgnXo+rwe614TjTbH1OUAOg+Lq N2+fASP+76VrpPeR3IIGKqgIXAONmf+uxCdMRBoIGTChEFIKLNUjT2NxFWMn/9STauHq 5CrCPB5XXr0AuGeNoq2/wZiu/19tPY/I7EGZL6EV5pCaQ6kwWSi4BmjofuVVfVVhSbWY adWXNHT+jOdxpyNYRYFb47flZmCokNdR2ZIDs/bwed0nPzvAgodqCJ+lUBM/GZbEBIwh TjFc2bYPo2IRM+HrA138B6yNOH1tMJMeo7XPEdEnKW/+K0k1XeMZlYx35M/h3xWWGjUa xTCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=LTCPne6GXFzHJ7+D1ZybTqJ/Z3dDxDNGFw0CMhOL8Rs=; b=0YJ6115+zN1V2A7wjFP8Waa5axwJqXFndXY1hW2EvU+zZlHFKbxKq5pKSNGYEsAlUw 8MA54jqU2/byF8vbp0LjCCMc0pkUrANjReTsDN4zct4+ai916fQQjF8Ka1IgM7YeIw/w vIoM62HRKitot7WrDpQqhDa+hLVppBLcaQ76/DwKLy6CrFbfD4IvsaesBPcThAfjw0AU kw7Zw9m/aEgIH989c2u17t3ka37PLuZ0PIvoq+IDyqM9zdukCtTt1Diu7Zg+5g50NFJl ZuLCLwTeiOH0X/lrqtGMN4qrrSbDsR7clwRCJ1Opos2ioQJ0A/8sRwgtoTkS9tc+VA7V kH8w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@jms.id.au header.s=google header.b=hJbVnkiQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d20si13966596jak.40.2021.05.23.19.47.58; Sun, 23 May 2021 19:48:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@jms.id.au header.s=google header.b=hJbVnkiQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232220AbhEXCsf (ORCPT + 99 others); Sun, 23 May 2021 22:48:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44498 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231896AbhEXCse (ORCPT ); Sun, 23 May 2021 22:48:34 -0400 Received: from mail-qk1-x732.google.com (mail-qk1-x732.google.com [IPv6:2607:f8b0:4864:20::732]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DBA3BC061574; Sun, 23 May 2021 19:47:05 -0700 (PDT) Received: by mail-qk1-x732.google.com with SMTP id q10so25767888qkc.5; Sun, 23 May 2021 19:47:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jms.id.au; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=LTCPne6GXFzHJ7+D1ZybTqJ/Z3dDxDNGFw0CMhOL8Rs=; b=hJbVnkiQENoyNTPSSPUoPrfPxPtOvXlxrjv+JNfihflwvPlydj1kKxcWZqjemyfqmO aUt360h8r61lvw+Zdxp1bhhjHknphbjwgk0MApLTWrLxblAQ3iaCSU6c03qgSfRgqqEu K4bZ43EGBSo3lDh9tEol1tHLIGs86R4KvO6Kw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=LTCPne6GXFzHJ7+D1ZybTqJ/Z3dDxDNGFw0CMhOL8Rs=; b=gCwcbHa04KhxgSXHH5fE9Glyr2j3s9/e5YSMCKPP0YYSUK3emXTk9WuNC2WgFcH0td Bh/2oimiajN2t1BDMfxJX1oxm4XCQCypnYIbsB4srTMIhP0siNaUUQIC5cseu1BZQq+l abpbTILZZ0Ma2S6D5C2uOPt5kxWwb6nIqeTYdZBt4CigZk33BgWPAd+redujwqi0EBmi WiY0L3v07OFf4kUH9arRke0nIV5nyTbopsefo5yCm4+4+U+elhcGzrchV8obX66endJm V7JrFJi6TXynZ9qFRMVl9ubFqLXcfuSUKYa5jP0XdkV1VWOxQWX83naX9gaGd8E3dDY7 XS4A== X-Gm-Message-State: AOAM530PrS02XViV2pOcoPWKhgCAz/8k0GtK2giFMrjcpcDciHcQpZq2 8FKj67598Rhl1CViR7U+AIWt4ciDV4GrVXdEHYg= X-Received: by 2002:a05:620a:12a4:: with SMTP id x4mr25587812qki.487.1621824425020; Sun, 23 May 2021 19:47:05 -0700 (PDT) MIME-Version: 1.0 References: <20210520101346.16772-1-steven_lee@aspeedtech.com> <20210520101346.16772-2-steven_lee@aspeedtech.com> <20210524023526.GA2727@aspeedtech.com> In-Reply-To: <20210524023526.GA2727@aspeedtech.com> From: Joel Stanley Date: Mon, 24 May 2021 02:46:52 +0000 Message-ID: Subject: Re: [PATCH v4 1/3] ARM: dts: aspeed: ast2600evb: Add sdhci node and gpio regulator for A2 evb. To: Steven Lee Cc: Ryan Chen , Rob Herring , Andrew Jeffery , Adrian Hunter , Ulf Hansson , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , open list , "moderated list:ASPEED SD/MMC DRIVER" , "open list:ASPEED SD/MMC DRIVER" , Hongwei Zhang , Chin-Ting Kuo Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 24 May 2021 at 02:35, Steven Lee wrote: > > The 05/21/2021 09:25, Joel Stanley wrote: > > Hi Steven, > > > > On Thu, 20 May 2021 at 10:16, Steven Lee wrote: > > > > > > AST2600 A2(or newer) EVB has gpio regulators for toggling signal voltage > > > between 3.3v and 1.8v, the patch adds sdhci node and gpio regulator in the > > > new dts file and adds commment for describing the reference design. > > > > spelling: comment > > > > Thanks, will correct the typo. > > > I need you to justify the separate dts for the A2 EVB. > > > > What would happen if this device tree was loaded on to an A1 or A0? > > > > Since the clock default value(SCU210) of A1 and A0 are different to A2, > the following error would happen if A2 device tree was loaded on A1/A0. > > ``` > [ 133.179825] mmc1: Reset 0x4 never completed. > [ 133.184599] mmc1: sdhci: ============ SDHCI REGISTER DUMP =========== > [ 133.191786] mmc1: sdhci: Sys addr: 0x00000000 | Version: 0x00000002 > [ 133.198972] mmc1: sdhci: Blk size: 0x00007008 | Blk cnt: 0x00000001 > [ 133.206158] mmc1: sdhci: Argument: 0x00000c00 | Trn mode: 0x00000013 > [ 133.213343] mmc1: sdhci: Present: 0x01f70001 | Host ctl: 0x00000011 > [ 133.220528] mmc1: sdhci: Power: 0x0000000f | Blk gap: 0x00000000 > [ 133.227713] mmc1: sdhci: Wake-up: 0x00000000 | Clock: 0x00008007 > [ 133.234898] mmc1: sdhci: Timeout: 0x0000000b | Int stat: 0x00000000 > [ 133.242083] mmc1: sdhci: Int enab: 0x00ff0083 | Sig enab: 0x00ff0083 > [ 133.249268] mmc1: sdhci: ACmd stat: 0x00000000 | Slot int: 0x00000000 > [ 133.256453] mmc1: sdhci: Caps: 0x07f80080 | Caps_1: 0x00000007 > [ 133.263638] mmc1: sdhci: Cmd: 0x0000341a | Max curr: 0x001f0f08 > [ 133.270824] mmc1: sdhci: Resp[0]: 0x00000000 | Resp[1]: 0x01dd7f7f > [ 133.278009] mmc1: sdhci: Resp[2]: 0x325b5900 | Resp[3]: 0x00400e00 > [ 133.285193] mmc1: sdhci: Host ctl2: 0x00000000 > [ 133.290148] mmc1: sdhci: ADMA Err: 0x00000000 | ADMA Ptr: 0xbe041200 > [ 133.297332] mmc1: sdhci: ============================================ > > ``` > > Besides, A1/A0 EVBs don't have regulator, vmmc and vqmmc should be > removed from sdhci node of A1/A0 dts. > > > Would this device tree be used for the A3 (and any future revision?) > > > > Yes, A3 can use the A2 dts. > > > An alternative proposal: we modify the ast2600-evb.dts to support the > > A2 (which I assume would also support the A3). > > > > If we need a separate board file for the A0 and A1 EVB, we add a new > > one that supports these earlier revisions. Or we decide to only > > support the latest revision in mainline. > > > > In this patch, I add a new dts to support A2 sdhci, and include the > original dts since the other settings can be loaded on A2. > Do you mean creating a new file(e.g. aspeed-ast2600-evb-a1.dts) for A1, > and modifying the original aspeed-ast2600-evb.dts for supporting A2? Yes, that would be my suggestion. The aspeed-ast2600-evb-a1.dts could include the aspeed-ast2600-evb.dts. > If we decide to only support the latest version in mainline, users > should mark vmmc and vqmmc as comment and modify clk-phase manually > for supporting A1. If you believe there will be users of the A1 for some time, then I think it makes sense to support both A1 and future boards in mainline. Cheers, Joel