Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3651053pxj; Mon, 24 May 2021 11:30:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz8Nl6YPaHmF7Vx2nBm8/0AZAo+3zNaZCfXyiq/YJP91v/jY51pVnU6wwUcYMCWDU1oclSu X-Received: by 2002:a05:6638:44b:: with SMTP id r11mr25401034jap.85.1621881001782; Mon, 24 May 2021 11:30:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621881001; cv=none; d=google.com; s=arc-20160816; b=zCJYPTn7lgCykqKfmy6+upqX0E9xU13i6Rv05CkKZx3k2+JAicfFKxJjdVnGKZPIqG NbyJq9nIZzwJZDQCZkCqn24Eq4Z3NRi+/JjpcFeQsAcTFbBvpbWwKH/38CMQxb3oY2UZ c+GWHhoGYd+UhAiZVy6dnnhZ90Jf5gijR8duIcuYJzjK//bz0wuGJUxnEQ2oNZD4EsVg gzOE3yzYWATZ338Lz+JMQ3CU0z7JAnWNxT7ef+c7RY+hYkvh2g6Evnge+GIGKTICy5Ed XHQpZhmUMXjn25DFIt7edBRjTSG63MYB9YnpPu7Il8+hPOO3xEjSGvluAXJdkqg6xHC+ jHSA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature:dkim-signature; bh=LwSKq/ex842eGi/egnj5f1CpSQ34FFJ9YcYzjun5nOQ=; b=ToVe/tgzq5jLMOChHjXt5deh/YolGSibOO3pV5peK0Ga2v4oRlRJqDRowt12Y5yOYE GLPPTNf4Re7/+9I1DW78+BXuHI5HOhpsJLMCsrLlTWLFKbQjSCGxF+fy7PMXOY+TRz2G gCgUliHcByVF+KfxQd4GdMY2CdfRPulRRNSTWXAYzydQhsKTQ7DuwvXNUcI+JwL0VRB0 AiGSPN3Nd1942UcV6X6+dCx/3RboRPoQIvofQ4k+aWD8Vy0kWqMob3/cKgCqXuuz+zMu TKykQdt3Ic212PzLssdjHM706E4qBTsBcaMS6tSuTj5U9nilazfOiLXRFgQ4SgpZNogf ws3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@svenpeter.dev header.s=fm1 header.b=2MVTAWaP; dkim=pass header.i=@messagingengine.com header.s=fm2 header.b=jaETDRqV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=svenpeter.dev Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w12si15412012ill.144.2021.05.24.11.29.48; Mon, 24 May 2021 11:30:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@svenpeter.dev header.s=fm1 header.b=2MVTAWaP; dkim=pass header.i=@messagingengine.com header.s=fm2 header.b=jaETDRqV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=svenpeter.dev Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233602AbhEXS3a (ORCPT + 99 others); Mon, 24 May 2021 14:29:30 -0400 Received: from new3-smtp.messagingengine.com ([66.111.4.229]:41943 "EHLO new3-smtp.messagingengine.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233488AbhEXS33 (ORCPT ); Mon, 24 May 2021 14:29:29 -0400 Received: from compute5.internal (compute5.nyi.internal [10.202.2.45]) by mailnew.nyi.internal (Postfix) with ESMTP id 74F56581E72; Mon, 24 May 2021 14:28:00 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute5.internal (MEProxy); Mon, 24 May 2021 14:28:00 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=svenpeter.dev; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; s=fm1; bh=LwSKq/ex842eG i/egnj5f1CpSQ34FFJ9YcYzjun5nOQ=; b=2MVTAWaPVPvNHvFg2rYWvao0Ur3wo ATIE+7KWNKWNA+F+sKfMXbkH2tMQXSUDsvFrSPi39VDZ10GxwMk34ddLQ/G3vN88 LiXqwIA+pgD5WLNydG0z0ZNxz6LRIyzDiLytVNM3UvJt59hFZEueb+bc/Ln77Aby isvHPE7idQ9WuJ8nNRdWroUo7gQtzstmdQ4w3rGusuhUSch+yIBlr85toK6KK0Iv 1j3sf3YvK1dFlsCdicBA+tKJc++tUHCFNsTncyZmT8obdrTLYPkouQm/HT68OmH6 WukCJPSEM7eGwz6bAOWH3z88KeKT14azDfkAukB20IvvbF8N+0faKwcww== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:content-transfer-encoding:date:from :in-reply-to:message-id:mime-version:references:subject:to :x-me-proxy:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s= fm2; bh=LwSKq/ex842eGi/egnj5f1CpSQ34FFJ9YcYzjun5nOQ=; b=jaETDRqV GFXmd92DPk5LEAYmrFUMayOm2reliCekKQaKQLuhqeyIweALc5GnoTpTNiN4sAbD N5h5U8gYbycPEZtk1Jy6QVKxnefdN0Jzm3hk5fF7A5XD0LRTD7n/DUmxXxNkbcHA GMamD92SzXBIxRwFGwVytpCqsS+Fpa2eMFiS6cYvJ0Vu48J0RhpRITUW8HUO8HYD bLeWBdvdPC3MOkvhW+kjtBbYuqxSGa2rmrmBYhOuGEKzOD2msUXr4JjriahsIPtr ShaNZprd5lYyuXDY5KHRjfCoQ2He4sUOPjwuElzOmI0TeXxA1y96rJ2Hij238nWV 7OJ76bjjq2Ux+Q== X-ME-Sender: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeduledrvdejledguddvjecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfgh necuuegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmd enucfjughrpefhvffufffkofgjfhgggfestdekredtredttdenucfhrhhomhepufhvvghn ucfrvghtvghruceoshhvvghnsehsvhgvnhhpvghtvghrrdguvghvqeenucggtffrrghtth gvrhhnpeefgefhgeelhefhtedvuddvudehffffgffftedugeeufeevtdegudfhjeeuieeu hfenucffohhmrghinhepuggvvhhitggvthhrvggvrdhorhhgpdhgihhthhhusgdrtghomh dpfhhrvggvnhhouggvrdhnvghtnecukfhppedujeeirdduleelrddvuddurdduvdegnecu vehluhhsthgvrhfuihiivgeptdenucfrrghrrghmpehmrghilhhfrhhomhepshhvvghnse hsvhgvnhhpvghtvghrrdguvghv X-ME-Proxy: Received: from photon.s7r42.com (ip-176-199-211-124.hsi06.unitymediagroup.de [176.199.211.124]) by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 24 May 2021 14:27:58 -0400 (EDT) From: Sven Peter To: devicetree@vger.kernel.org, linux-clk@vger.kernel.org Cc: Sven Peter , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Hector Martin , Michael Turquette , Rob Herring , Stephen Boyd , Mark Kettenis , Arnd Bergmann Subject: [PATCH 1/3] dt-bindings: clock: add DT bindings for apple,gate-clock Date: Mon, 24 May 2021 20:27:43 +0200 Message-Id: <20210524182745.22923-2-sven@svenpeter.dev> X-Mailer: git-send-email 2.30.1 (Apple Git-130) In-Reply-To: <20210524182745.22923-1-sven@svenpeter.dev> References: <20210524182745.22923-1-sven@svenpeter.dev> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These gated clocks are found on Apple SoCs, such as the M1, and are required to enable access to MMIO regions of various peripherals. Signed-off-by: Sven Peter --- .../bindings/clock/apple,gate-clock.yaml | 60 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/apple,gate-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/apple,gate-clock.yaml b/Documentation/devicetree/bindings/clock/apple,gate-clock.yaml new file mode 100644 index 000000000000..3aae47c40b42 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/apple,gate-clock.yaml @@ -0,0 +1,60 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/apple,gate-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Binding for Apple clock gates + +maintainers: + - Sven Peter + +description: | + Apple SoC's such as the M1 contain various clock gates. + These clock gates do not have a frequency associated with them and are only + used to power on/off various peripherals. Generally, a clock gate needs to + be enabled before the respective MMIO region can be accessed. + + Each clock gate is configured by a single 32bit MMIO register which contains + the actual and the target state. The state is encoded as four bits but + right now only "powered on" / 0b1111 and "powered off" / 0b0000 are used. + + +properties: + compatible: + enum: + - apple,t8103-gate-clock + - apple,gate-clock + + "#clock-cells": + const: 0 + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + maxItems: 1 + + clock-output-names: + maxItems: 1 + +required: + - compatible + - reg + - clock-output-names + - "#clock-cells" + +additionalProperties: false + +examples: + - | + clock@3b7001c0 { + compatible = "apple,t8103-gate-clock"; + reg = <0x3b7001c0 0x4>; + #clock-cells = <0>; + clock-output-names = "sio_busif_clk"; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 008fcad7ac00..59c026ce4d73 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1654,6 +1654,7 @@ B: https://github.com/AsahiLinux/linux/issues C: irc://chat.freenode.net/asahi-dev T: git https://github.com/AsahiLinux/linux.git F: Documentation/devicetree/bindings/arm/apple.yaml +F: Documentation/devicetree/bindings/clock/apple,gate-clock.yaml F: Documentation/devicetree/bindings/interrupt-controller/apple,aic.yaml F: arch/arm64/boot/dts/apple/ F: drivers/irqchip/irq-apple-aic.c -- 2.25.1