Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
MIME-Version: 1.0
References: <20210524071554.12344-1-nswdhpyhwt@163.com>
In-Reply-To: <20210524071554.12344-1-nswdhpyhwt@163.com>
From:   Alex Deucher <alexdeucher@gmail.com>
Date:   Mon, 24 May 2021 14:49:58 -0400
Message-ID: <CADnq5_OoFF=zEr61yRj0c6xXTBO4qLwor76e4knyyPg1ZhHF0g@mail.gmail.com>
Subject: Re: [PATCH] drm/amdgpu: fix typo
To:     nswdhpyhwt@163.com
Cc:     "Deucher, Alexander" <alexander.deucher@amd.com>,
        Christian Koenig <christian.koenig@amd.com>,
        xinhui pan <Xinhui.Pan@amd.com>,
        Dave Airlie <airlied@linux.ie>,
        Daniel Vetter <daniel@ffwll.ch>,
        Sonny Jiang <sonny.jiang@amd.com>, Leo Liu <leo.liu@amd.com>,
        Lee Jones <lee.jones@linaro.org>,
        "tony.huang_cp" <huangwentao@yulong.com>,
        Maling list - DRI developers 
        <dri-devel@lists.freedesktop.org>,
        amd-gfx list <amd-gfx@lists.freedesktop.org>,
        LKML <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Precedence: bulk

Applied.  Thanks!

Alex

On Mon, May 24, 2021 at 3:45 AM <nswdhpyhwt@163.com> wrote:
>
> From: "tony.huang_cp" <huangwentao@yulong.com>
>
> change 'interupt' to 'interrupt'
>
> Signed-off-by: tony.huang_cp <huangwentao@yulong.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c b/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c
> index 284447d..6c0e914 100644
> --- a/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c
> +++ b/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c
> @@ -340,7 +340,7 @@ static int uvd_v3_1_start(struct amdgpu_device *adev)
>         /* enable VCPU clock */
>         WREG32(mmUVD_VCPU_CNTL,  1 << 9);
>
> -       /* disable interupt */
> +       /* disable interrupt */
>         WREG32_P(mmUVD_MASTINT_EN, 0, ~(1 << 1));
>
>  #ifdef __BIG_ENDIAN
> @@ -405,7 +405,7 @@ static int uvd_v3_1_start(struct amdgpu_device *adev)
>                 return r;
>         }
>
> -       /* enable interupt */
> +       /* enable interrupt */
>         WREG32_P(mmUVD_MASTINT_EN, 3<<1, ~(3 << 1));
>
>         WREG32_P(mmUVD_STATUS, 0, ~(1<<2));
> --
> 1.9.1
>