Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp4001324pxj; Mon, 24 May 2021 21:09:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzHhr0Y2lEnQOoEeNj2AXIJTqllezIkBYI6Ja0R/8jV4jFpWaFOdAF19pAf3hgj0M2eM5TX X-Received: by 2002:a17:906:6549:: with SMTP id u9mr25879687ejn.506.1621915763298; Mon, 24 May 2021 21:09:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621915763; cv=none; d=google.com; s=arc-20160816; b=PZkfFz/LDYhsGwWH5H4EfvcMpcJhqbKfCQmxVDa7GM6DcG/vYVUF2CVqVAxJXQyVSD Rf8Y77l7JVhE19B2y1pkLqyjbMQ0e3XKaxRxNCBzwduaEnnaPi44O7Mhx60Lc/0FfZL9 sAhXvrOyPFd/eaFjjhAxClTnO0HFBMlcO5zYmwUVeSX1aNskmPT7s0SBffwkMA2kYwX/ taHN/1NkIesRVQak/LsYPsRgBbqERgzNjhKi/i0F86GCxt2IZPUZ5Ej8CcIL7Gu2efPk HPdgY01KEGOjC+60RwHl5s+QXmoPOwmxuy8a1MBkSbPk0lUFV/Hg/ScwoVLVn9w3n+76 22wA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=6tmkFwE9gEojemy41RKVeGqItGxaoarfu1zkeWiXbe4=; b=G69418MuoDIWVzacnMjd917zQMQlDHa20CNLIvaWAkXFsek47HdHQPEiNyB5O7JwLL Kc2qcTY9BimDv3rLKa+e9ITZUZ5sNaQ1+ml43OtutpMu8OtmqtvfCb4NwAod37Lllhf8 CYX2duLf3XXLCEd/5czyCKlSM5FIflRBqWDV8O5qblLTNs03EggF+ki3gmVAeDewAchg Js7zhqedMYUPxmcYPvgdy+ec4R226LSOB9e8fULPSIrwKopHJv5uEJrkYuN+B/KqR4E9 5espVHGVUQ2AJJYvWlftuQZBYfhnXVMoGQt+lW/z6TKHFSkYx8jR9Qy4gCv3hK98oL+4 UWAQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hf0kiOiz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v4si6767366edj.103.2021.05.24.21.09.00; Mon, 24 May 2021 21:09:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hf0kiOiz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229967AbhEYEE4 (ORCPT + 99 others); Tue, 25 May 2021 00:04:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46708 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229606AbhEYEEz (ORCPT ); Tue, 25 May 2021 00:04:55 -0400 Received: from mail-oi1-x22e.google.com (mail-oi1-x22e.google.com [IPv6:2607:f8b0:4864:20::22e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 771B6C061574 for ; Mon, 24 May 2021 21:03:25 -0700 (PDT) Received: by mail-oi1-x22e.google.com with SMTP id s19so29064402oic.7 for ; Mon, 24 May 2021 21:03:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=6tmkFwE9gEojemy41RKVeGqItGxaoarfu1zkeWiXbe4=; b=hf0kiOizuF9L+wlT35AN8K5vbzNTM0goou8lM4qeIntSrU77A/Ea8njGkzZIlhDOWD JUhK6rDcHXUyVeurIBsKcMsVwoHmCBRGWnRDLqB7tPMaDEf6caRX/Rnmjb+elcQiqZX9 w9SvrroR00FtL2rgqcACAZbj8XxvLUO7K9xtZvKMc/ceJFLJb0+7H6Xami1qx5huAmzp 6LjkYCl1Ruj9IBHmYl0N63J1JQ2KxjLewROEOUwDehf15OTob/+u1FHb3+ySeIxbLag9 kWcdT5pfvtjQRmP+ue2wLNPoEdX2hKCCyVhm1SyVfeagU/slCOUyiLybB7M2D9fTz8cW piiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=6tmkFwE9gEojemy41RKVeGqItGxaoarfu1zkeWiXbe4=; b=skWLL0b8onK1QA2sHXtxrohEuKkjbkO5N35Vfop2RuKDTE4gRfY8WpgPos5TFmoOg7 VbJ+aZl0mpc2EV5ik85Sod4h5lm4uvOrHZqo5+RiLmtfCl5/dBwJ3TzguGacaCbg3NDN aO13kX68NEZHAv+lgogiNdf6b101dORIns3YXlmUoXOxLFPUxGP4UEfPVuYteFURIzqW lugMwOkxFd3jGUC+HiZlBLgTaeiXxfS3acKrnd+lpIcBrvl9mTOp8UkIl0HPNGj/z/qD CusNMRgHioPHPke1FCxImUHySVYjyTD2mKFckm2GNBhDJF1funrLCxPFKapYlWj2Hvaj jLZg== X-Gm-Message-State: AOAM533OEAYVPJAEag1MfFjskJ3qZHkLzEbVfpS+//+n63kAawg9/S9m htlm0Mx+PAJGC8weUciUE8HJAA== X-Received: by 2002:aca:d596:: with SMTP id m144mr1480959oig.172.1621915404846; Mon, 24 May 2021 21:03:24 -0700 (PDT) Received: from yoga (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id k21sm3454117otr.3.2021.05.24.21.03.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 May 2021 21:03:24 -0700 (PDT) Date: Mon, 24 May 2021 23:03:22 -0500 From: Bjorn Andersson To: Sai Prakash Ranjan Cc: Will Deacon , Robin Murphy , Joerg Roedel , iommu@lists.linux-foundation.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Jordan Crouse , Rob Clark , Akhil P Oommen Subject: Re: [PATCHv3 1/2] iommu/arm-smmu-qcom: Add SC7280 SMMU compatible Message-ID: References: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue 20 Apr 01:04 CDT 2021, Sai Prakash Ranjan wrote: > Add compatible for SC7280 SMMU to use the Qualcomm Technologies, Inc. > specific implementation. > Reviewed-by: Bjorn Andersson Regards, Bjorn > Signed-off-by: Sai Prakash Ranjan > --- > drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c > index 98b3a1c2a181..bea3ee0dabc2 100644 > --- a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c > +++ b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c > @@ -166,6 +166,7 @@ static const struct of_device_id qcom_smmu_client_of_match[] __maybe_unused = { > { .compatible = "qcom,mdss" }, > { .compatible = "qcom,sc7180-mdss" }, > { .compatible = "qcom,sc7180-mss-pil" }, > + { .compatible = "qcom,sc7280-mdss" }, > { .compatible = "qcom,sc8180x-mdss" }, > { .compatible = "qcom,sdm845-mdss" }, > { .compatible = "qcom,sdm845-mss-pil" }, > @@ -330,6 +331,7 @@ static struct arm_smmu_device *qcom_smmu_create(struct arm_smmu_device *smmu, > static const struct of_device_id __maybe_unused qcom_smmu_impl_of_match[] = { > { .compatible = "qcom,msm8998-smmu-v2" }, > { .compatible = "qcom,sc7180-smmu-500" }, > + { .compatible = "qcom,sc7280-smmu-500" }, > { .compatible = "qcom,sc8180x-smmu-500" }, > { .compatible = "qcom,sdm630-smmu-v2" }, > { .compatible = "qcom,sdm845-smmu-500" }, > -- > QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member > of Code Aurora Forum, hosted by The Linux Foundation >