Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp4175565pxj; Tue, 25 May 2021 02:00:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz7yynknfcWzE0n5hyeQ3Ote2XSU/ssmi4x8K86hLv58O2NBTkWcnn1963YDisFU8M9pZAd X-Received: by 2002:a50:ab5e:: with SMTP id t30mr30868029edc.50.1621933255374; Tue, 25 May 2021 02:00:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621933255; cv=none; d=google.com; s=arc-20160816; b=oNmX6tjxJFIAnF7WAb+gFSHx35gsFgRbPOke96niQxL7TZa7USZK+wgrfo0R/QRgpU VQ+3xnJ+ANSNEcj4pKsJWu2jaUWAK1BrkjF8tjDs625p1WaahtYbbeO0wy8P9WFdzJuf 7oD/6l4lvZOPZdGNEwc9wkSpPlFhqB5WZYWgtlVH+o9PtwdhTHfKsRtkre4CLCLCTOgh n5BZiF+72V72+43A9QrNDWuH4rgd/38/iyjNApvKkPh8HoTU9ZMgfhPS+2WIx649jRSn cABP2rYEhG5VcXH1HlHn/Ox5YVS8vb+WD3gCIxxh7nsF1Fy258lVW+MhQ6mOhvh3Rp1P q7Ig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=FjlZdvuyfXw3GR/eR331nA6mYAL26b8Mtvc0SUGKHC0=; b=hm8pN5OF36BVNi1RAkbTsvyHT9lhAMadOAbzUCBI11OF/8ATsLZihBZiJY1zlD72ks fKLzFJdirSEP1IQgluHAmu2cwCdZ4SlsZjxOvQ43i1U083J33eJXOZ9lO87FbxVA+fYe QyOWfbUbp5XZljz/CwwoFeksyI/3StsJkOPoJhPeRv+hcblK5DzmQviKp7I1JCoqdLVQ Jo/OBI3/MTwN1aQa4P+DSXD4rofSeLoyu1jTnRZLkVwp/tJrjo5zYqq6WrOaHIH3GBUi IvAeWc7bA9apH7F8CLXfaMs1B4moTbeUj6TGVzCnz5W/yC5p8LID8VRLQKvwg3Rob2OS Isig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u13si8716082edy.121.2021.05.25.02.00.32; Tue, 25 May 2021 02:00:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232040AbhEYIsl (ORCPT + 99 others); Tue, 25 May 2021 04:48:41 -0400 Received: from mo-csw1115.securemx.jp ([210.130.202.157]:40122 "EHLO mo-csw.securemx.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231222AbhEYIsk (ORCPT ); Tue, 25 May 2021 04:48:40 -0400 Received: by mo-csw.securemx.jp (mx-mo-csw1115) id 14P8lAXZ028457; Tue, 25 May 2021 17:47:10 +0900 X-Iguazu-Qid: 2wGrbz1dNS3kDcbbOA X-Iguazu-QSIG: v=2; s=0; t=1621932429; q=2wGrbz1dNS3kDcbbOA; m=W7NU6bfrWllMtBYPxNbpkplfXI1000j0jz18A/tORAg= Received: from imx12-a.toshiba.co.jp (imx12-a.toshiba.co.jp [61.202.160.135]) by relay.securemx.jp (mx-mr1110) id 14P8l9BF029713 (version=TLSv1.2 cipher=AES128-GCM-SHA256 bits=128 verify=NOT); Tue, 25 May 2021 17:47:09 +0900 Received: from enc02.toshiba.co.jp (enc02.toshiba.co.jp [61.202.160.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by imx12-a.toshiba.co.jp (Postfix) with ESMTPS id 1B7AC10008C; Tue, 25 May 2021 17:47:09 +0900 (JST) Received: from hop101.toshiba.co.jp ([133.199.85.107]) by enc02.toshiba.co.jp with ESMTP id 14P8l8KL006921; Tue, 25 May 2021 17:47:08 +0900 From: Nobuhiro Iwamatsu To: Michael Turquette , Stephen Boyd Cc: linux-clk@vger.kernel.org, punit1.agrawal@toshiba.co.jp, yuji2.ishikawa@toshiba.co.jp, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Nobuhiro Iwamatsu Subject: [PATCH 0/4] clk: visconti: Add support common clock driver and reset driver Date: Tue, 25 May 2021 17:46:51 +0900 X-TSB-HOP: ON Message-Id: <20210525084655.138465-1-nobuhiro1.iwamatsu@toshiba.co.jp> X-Mailer: git-send-email 2.31.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This series is PLL, clock and reset driver for Toshiba's ARM SoC, Visconti[0]. This provides DT binding documentation, device driver, MAINTAINER files. Best regards, Nobuhiro [0]: https://toshiba.semicon-storage.com/ap-en/semiconductor/product/image-recognition-processors-visconti.html Nobuhiro Iwamatsu (4): clk: visconti: Add support common clock driver and reset driver dt-bindings: clock: Add DT bindings for PLL of Toshiba Visconti TMPV7700 SoC dt-bindings: clock: Add DT bindings for SMU of Toshiba Visconti TMPV7700 SoC MAINTAINERS: Add entries for Toshiba Visconti PLL and clock controller .../clock/toshiba,tmpv7708-pipllct.yaml | 49 +++ .../clock/toshiba,tmpv7708-pismu.yaml | 50 +++ MAINTAINERS | 3 + drivers/clk/Makefile | 1 + drivers/clk/visconti/Makefile | 5 + drivers/clk/visconti/clkc-tmpv770x.c | 230 +++++++++++ drivers/clk/visconti/clkc.c | 215 ++++++++++ drivers/clk/visconti/clkc.h | 75 ++++ drivers/clk/visconti/pll-tmpv770x.c | 94 +++++ drivers/clk/visconti/pll.c | 373 ++++++++++++++++++ drivers/clk/visconti/pll.h | 62 +++ drivers/clk/visconti/reset.c | 111 ++++++ drivers/clk/visconti/reset.h | 35 ++ include/dt-bindings/clock/toshiba,tmpv770x.h | 181 +++++++++ include/dt-bindings/reset/toshiba,tmpv770x.h | 41 ++ 15 files changed, 1525 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv7708-pipllct.yaml create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv7708-pismu.yaml create mode 100644 drivers/clk/visconti/Makefile create mode 100644 drivers/clk/visconti/clkc-tmpv770x.c create mode 100644 drivers/clk/visconti/clkc.c create mode 100644 drivers/clk/visconti/clkc.h create mode 100644 drivers/clk/visconti/pll-tmpv770x.c create mode 100644 drivers/clk/visconti/pll.c create mode 100644 drivers/clk/visconti/pll.h create mode 100644 drivers/clk/visconti/reset.c create mode 100644 drivers/clk/visconti/reset.h create mode 100644 include/dt-bindings/clock/toshiba,tmpv770x.h create mode 100644 include/dt-bindings/reset/toshiba,tmpv770x.h -- 2.31.1