Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp4586667pxj; Tue, 25 May 2021 11:18:17 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzNtCEtkHa9dGv/VToASP1O5STtqyaJCBDjRTPvpQnS1qaB+t2T0KJIwNcTGGS74x/naH1m X-Received: by 2002:aa7:cc98:: with SMTP id p24mr33945079edt.353.1621966697204; Tue, 25 May 2021 11:18:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621966697; cv=none; d=google.com; s=arc-20160816; b=hmr1f2Y8Eq9jc2BdOT9WkDmZE8yhVGkuwNhGpTBd8NYHKIQIA8l7yvLhuMgBK9HaDU 26r0wN9G46IMS7foKfDDR3SeFPcWZHnW5J/7TyvtkggLQfuw5tzyiGMdbjAy4beVklqR MzoSF5WiWlv9oyXvtg44Cqqgej4fAnEhmSSWDoJZuDzWObiwTnCt4D/eI4RJEeHOZ9yr Xv+SgV798W2wJHDYy5F+uW1ddS5NKh79+y999zYN6VFULTIAFZc1wb50vdM9IRVIvVWL 0NUKCmJGDpGBF9pnn5WuglrClU1jI1fCugLsHShrnvKFsLpK4RFLbm/3FYK5HVHBTCPk vB7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=3n8AK6es0HjLbr6Gsep1ZWSBg0MD9S0M/seQmJOGtRU=; b=YpPhlCuRGwwCaVxI02TUaJeUhJorqkqSfoVszPy9LTPcLs2rP/qG4VQpBNi6o40abj vMEzSEWr/01gyci30ONV5UT0VYeqTQ+RRK0SNEt2wTjr2Ek04dhZbwJaUUquRV4ubsrD 6IUuh9ItHdFg+ec540i7worH3A19d3/UAAwAn7wAO2W9wwWhtg4mYTKFv/FD9FJfjprk ouihvArqlCpPyZCN7N0iibdc1y4WFJ8j+dFBb22HR6l1XnQOUDbkz76i/lNb3ZZVKOUm kC56vSh/ijQW9vddEkWDtA0jTwCgz7Y3z0uDbPdcx9g7wwS1CQo0Y2ePmkHvvDAhGnaQ 3P+A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m21si15854415ejo.633.2021.05.25.11.17.53; Tue, 25 May 2021 11:18:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234113AbhEYRfX (ORCPT + 99 others); Tue, 25 May 2021 13:35:23 -0400 Received: from foss.arm.com ([217.140.110.172]:33104 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234044AbhEYRe6 (ORCPT ); Tue, 25 May 2021 13:34:58 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B19EC1516; Tue, 25 May 2021 10:33:27 -0700 (PDT) Received: from e113632-lin.cambridge.arm.com (e113632-lin.cambridge.arm.com [10.1.194.46]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id B477E3F792; Tue, 25 May 2021 10:33:26 -0700 (PDT) From: Valentin Schneider To: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Marc Zyngier , Thomas Gleixner , Lorenzo Pieralisi , Vincenzo Frascino Subject: [RFC PATCH v2 10/10] irqchip/gic-v3: Convert to handle_strict_flow_irq() Date: Tue, 25 May 2021 18:32:55 +0100 Message-Id: <20210525173255.620606-11-valentin.schneider@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210525173255.620606-1-valentin.schneider@arm.com> References: <20210525173255.620606-1-valentin.schneider@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Now that the proper infrastructure is in place, convert the irq-gic-v3 chip to use handle_strict_flow_irq() along with IRQCHIP_AUTOMASKS_FLOW. For EOImode=1, the Priority Drop is moved from gic_handle_irq() into chip->irq_ack(). This effectively pushes the EOIR write down into ->handle_irq(), but doesn't change its ordering wrt the irqaction handling. The EOImode=1 irqchip also gains IRQCHIP_EOI_THREADED, which allows the ->irq_eoi() call to be deferred to the tail of ONESHOT IRQ threads. This means a threaded ONESHOT IRQ can now be handled entirely without a single chip->irq_mask() call. Despite not having an Active state, LPIs are made to use handle_strict_flow_irq() as well. This lets them re-use gic_eoimode1_chip.irq_ack() as Priority Drop, rather than special-case them in gic_handle_irq(). EOImode=0 handling remains unchanged. Signed-off-by: Valentin Schneider --- drivers/irqchip/irq-gic-v3.c | 23 +++++++++++++++-------- 1 file changed, 15 insertions(+), 8 deletions(-) diff --git a/drivers/irqchip/irq-gic-v3.c b/drivers/irqchip/irq-gic-v3.c index af11396996e3..c2677c5353a4 100644 --- a/drivers/irqchip/irq-gic-v3.c +++ b/drivers/irqchip/irq-gic-v3.c @@ -626,8 +626,6 @@ static inline void gic_handle_nmi(u32 irqnr, struct pt_regs *regs) if (irqs_enabled) nmi_enter(); - if (static_branch_likely(&supports_deactivate_key)) - gic_write_eoir(irqnr); /* * Leave the PSR.I bit set to prevent other NMIs to be * received while handling this one. @@ -663,9 +661,11 @@ static asmlinkage void __exception_irq_entry gic_handle_irq(struct pt_regs *regs gic_arch_enable_irqs(); } - if (static_branch_likely(&supports_deactivate_key)) - gic_write_eoir(irqnr); - else + /* + * eoimode1 will give us an isb in handle_domain_irq(), before + * handle_irq_event(). + */ + if (!static_branch_likely(&supports_deactivate_key)) isb(); if (handle_domain_irq(gic_data.domain, irqnr, regs)) { @@ -1276,6 +1276,7 @@ static struct irq_chip gic_eoimode1_chip = { .name = "GICv3", .irq_mask = gic_eoimode1_mask_irq, .irq_unmask = gic_unmask_irq, + .irq_ack = gic_eoi_irq, .irq_eoi = gic_eoimode1_eoi_irq, .irq_set_type = gic_set_type, .irq_set_affinity = gic_set_affinity, @@ -1288,7 +1289,9 @@ static struct irq_chip gic_eoimode1_chip = { .ipi_send_mask = gic_ipi_send_mask, .flags = IRQCHIP_SET_TYPE_MASKED | IRQCHIP_SKIP_SET_WAKE | - IRQCHIP_MASK_ON_SUSPEND, + IRQCHIP_MASK_ON_SUSPEND | + IRQCHIP_AUTOMASKS_FLOW | + IRQCHIP_EOI_THREADED, }; static int gic_irq_domain_map(struct irq_domain *d, unsigned int irq, @@ -1312,7 +1315,9 @@ static int gic_irq_domain_map(struct irq_domain *d, unsigned int irq, case SPI_RANGE: case ESPI_RANGE: irq_domain_set_info(d, irq, hw, chip, d->host_data, - handle_fasteoi_irq, NULL, NULL); + static_branch_likely(&supports_deactivate_key) ? + handle_strict_flow_irq : handle_fasteoi_irq, + NULL, NULL); irq_set_probe(irq); irqd_set_single_target(irqd); break; @@ -1321,7 +1326,9 @@ static int gic_irq_domain_map(struct irq_domain *d, unsigned int irq, if (!gic_dist_supports_lpis()) return -EPERM; irq_domain_set_info(d, irq, hw, chip, d->host_data, - handle_fasteoi_irq, NULL, NULL); + static_branch_likely(&supports_deactivate_key) ? + handle_strict_flow_irq : handle_fasteoi_irq, + NULL, NULL); break; default: -- 2.25.1