Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp5259944pxj; Wed, 26 May 2021 06:38:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzwzDGPNZUcdKGpVNtE+/0LiZ2YkydlBpRmMPl5qoGFJVJ0lf1WijB8TZ/LT3N4qlWp6BtL X-Received: by 2002:a92:3f03:: with SMTP id m3mr23179363ila.34.1622036314041; Wed, 26 May 2021 06:38:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622036314; cv=none; d=google.com; s=arc-20160816; b=GyY8KTLgpH3PhPGEJR2eE3/ncO5bus5kB5un2VcYd5v8S62nhh9jWujhQcMEboBgZq yMPLtAoLHrmMgdwt36cAZQvBZQgSYoDNKGh84D/sxxbJPjBbTTAEkYz7CwY1lOjwwXmB 0DGyIVJ7WMIizKoTm0WZQo/nkKXjBUdzOi7YHB1UbyorzKbDjEOaIuCg41EX9wI/zSyL oAuUpRA+TQWzMBqfYXRr9Vv077Nc8WBTXST+qlT9dw82ix6VrZ+S/J3nkavkDvvTRolQ 9zzKOAgjTEhafdHmazvDkWjyKRC/lqTeDu651DvcbaMQ70+WW88dJ4D/Q8Ueg9oLWXkd zZkA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=P1FrkOBesN6i909vXX5+SdrU7/euBw9XUDZBquutoGU=; b=RJ92Bojf8tVHsBj4MlSLcxkYgEN0hQkGYpCPscdkckn9GTvcpNh9TANjENqVs9+4UT ohLgTtOpwuSJdvSgccMShlysQwo4VkNFofsrNX1XmOfdG+ygQDHqklf7BLGMi31h31DS kQEA7DMGFLTpJJxQsawAktYvR9bBlF4y+EsNJkGdsNkZZuOGEs15jf5+1QTihHd3ofps OUqfl+yjc7RDEqyfCaaUtO9CKvss9TguAvnbDqKovjRa0d0uVCk0rOaZ4A4xz4cSuc63 tNSVOouQ3f79M1Pgtz9hiAVFLDQGmNRiSqbXtsnEtBlQs3WHOVutvbR5LeeMwfBU/dz3 RGgg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=cjhwS9Os; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i14si1020456ilu.19.2021.05.26.06.38.19; Wed, 26 May 2021 06:38:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=cjhwS9Os; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233416AbhEZNWi (ORCPT + 99 others); Wed, 26 May 2021 09:22:38 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:50834 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233103AbhEZNW2 (ORCPT ); Wed, 26 May 2021 09:22:28 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14QDKnxW024125; Wed, 26 May 2021 08:20:49 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1622035249; bh=P1FrkOBesN6i909vXX5+SdrU7/euBw9XUDZBquutoGU=; h=From:To:CC:Subject:Date; b=cjhwS9Osd8wp+w+OMa6V3I1vyicPWATQt7y0Q7floF2cfEyRZpJKdrIW2IvPvjqxV 4/4YdysQzrOgdaXFzFVfyFG7mSzxaeIBWba4NNbeKOJnMFv2QRbC/kt6lFPURlEe7p KzOJg6MiQvXlErhsgeXR34XZAYJYU7ovcv9m414I= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14QDKnDG046562 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 26 May 2021 08:20:49 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 26 May 2021 08:20:49 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 26 May 2021 08:20:49 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14QDKmtw031080; Wed, 26 May 2021 08:20:48 -0500 From: Grygorii Strashko To: Nishanth Menon , , , Tero Kristo CC: , Rob Herring , Vignesh Raghavendra , Grygorii Strashko Subject: [PATCH next] arm64: dts: ti: k3-am654x/j721e/j7200-common-proc-board: fix MCU_RGMII1_TXC direction Date: Wed, 26 May 2021 16:20:41 +0300 Message-ID: <20210526132041.6104-1-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The MCU RGMII MCU_RGMII1_TXC pin is defined as input by mistake, although this does not make any difference functionality wise it's better to update to avoid confusion. Hence fix MCU RGMII MCU_RGMII1_TXC pin pinmux definitions to be an output in K3 am654x/j721e/j7200 board files. Signed-off-by: Grygorii Strashko --- arch/arm64/boot/dts/ti/k3-am654-base-board.dts | 2 +- arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts | 2 +- arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am654-base-board.dts b/arch/arm64/boot/dts/ti/k3-am654-base-board.dts index eddb2ffb93ca..97c344088483 100644 --- a/arch/arm64/boot/dts/ti/k3-am654-base-board.dts +++ b/arch/arm64/boot/dts/ti/k3-am654-base-board.dts @@ -136,7 +136,7 @@ AM65X_WKUP_IOPAD(0x007c, PIN_INPUT, 0) /* (L5) MCU_RGMII1_RD2 */ AM65X_WKUP_IOPAD(0x0080, PIN_INPUT, 0) /* (M6) MCU_RGMII1_RD1 */ AM65X_WKUP_IOPAD(0x0084, PIN_INPUT, 0) /* (L6) MCU_RGMII1_RD0 */ - AM65X_WKUP_IOPAD(0x0070, PIN_INPUT, 0) /* (N1) MCU_RGMII1_TXC */ + AM65X_WKUP_IOPAD(0x0070, PIN_OUTPUT, 0) /* (N1) MCU_RGMII1_TXC */ AM65X_WKUP_IOPAD(0x0074, PIN_INPUT, 0) /* (M1) MCU_RGMII1_RXC */ >; }; diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts index bedd01b7a32c..d14f3c18b65f 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -90,7 +90,7 @@ J721E_WKUP_IOPAD(0x008c, PIN_INPUT, 0) /* MCU_RGMII1_RD2 */ J721E_WKUP_IOPAD(0x0090, PIN_INPUT, 0) /* MCU_RGMII1_RD1 */ J721E_WKUP_IOPAD(0x0094, PIN_INPUT, 0) /* MCU_RGMII1_RD0 */ - J721E_WKUP_IOPAD(0x0080, PIN_INPUT, 0) /* MCU_RGMII1_TXC */ + J721E_WKUP_IOPAD(0x0080, PIN_OUTPUT, 0) /* MCU_RGMII1_TXC */ J721E_WKUP_IOPAD(0x0084, PIN_INPUT, 0) /* MCU_RGMII1_RXC */ >; }; diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts index 60764366e22b..351bb84db65b 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts @@ -237,7 +237,7 @@ J721E_WKUP_IOPAD(0x007c, PIN_INPUT, 0) /* MCU_RGMII1_RD2 */ J721E_WKUP_IOPAD(0x0080, PIN_INPUT, 0) /* MCU_RGMII1_RD1 */ J721E_WKUP_IOPAD(0x0084, PIN_INPUT, 0) /* MCU_RGMII1_RD0 */ - J721E_WKUP_IOPAD(0x0070, PIN_INPUT, 0) /* MCU_RGMII1_TXC */ + J721E_WKUP_IOPAD(0x0070, PIN_OUTPUT, 0) /* MCU_RGMII1_TXC */ J721E_WKUP_IOPAD(0x0074, PIN_INPUT, 0) /* MCU_RGMII1_RXC */ >; }; -- 2.17.1