Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp5448251pxj; Wed, 26 May 2021 10:43:07 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzMCFUW24ysabpRf5AaZXrYd6Xk7lBNj3wVcixpnw0yC6hfEqXWdZ1y/z8x2510sbwXg8/0 X-Received: by 2002:a05:6638:2643:: with SMTP id n3mr4261495jat.104.1622050987163; Wed, 26 May 2021 10:43:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622050987; cv=none; d=google.com; s=arc-20160816; b=uXrRG23senn2iMVrrYrGFTd3LViyjAxRDUz/3bGL7YDdFdrRyKwZjoS/JAXBKoSCYx v9q3zwjEeipjau0jJ8HtYGo4aogVdhFmCdQ975JV0KHpWsu4xzxaroXi01kPvWsirCWe k2yQY+4uqARL+klnBjG4GTagV7WTSHAzpBN7ald5JgIH7dSFXC5JPnx2jM8eUhzVbsLg MT9uWKPpbimBRttkay1ZpPaD3c92Bodd0IccHzdLQzLTkH+dHuuzDvtyqDF2a637nBBg iokXOBdpkDCjDGp+gh7p9AZBja82T2wljFJN32VkaNJT3MUDDiH/yWlzbOa0z7RopVAL rmuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=w+1yG06oMM2gTxx2gryJE3Zg3WgFOgAaSk6Mad9RwTQ=; b=VrusuEambzJJ1bwuF13d4DuG50dCG9f5appEkMt28mlbP3RAvx5Csy+W4sXyM9eSNO IaV5xeyZkv6SUila3GC5oGEkkFHwMeIBWZxq4Twxq01l62kzuTw1V/P6gM9wRs4ZHS/z JlNob/R1J2geCfBdHDbHhuw6Criywz0sUCQIi9dW7rXkhPYVL2dnOAMyEbw6RX50XxZS xYWEJuGJgSO5OhUkdCysw+/4DPsj503sVR6zckzgDdY6QPW0FPFGUYbNu8C9P/Bfp5wZ l5/8FZaVp2hGomg6vP0faIiOfVYiZX5xH9h3uS5umP3xnktfjBLrlEGurm4XyC4ujovZ RFlQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=N58g+pjd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g5si20990337jan.100.2021.05.26.10.42.53; Wed, 26 May 2021 10:43:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=N58g+pjd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231698AbhEZMB6 (ORCPT + 99 others); Wed, 26 May 2021 08:01:58 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:58872 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231319AbhEZMB4 (ORCPT ); Wed, 26 May 2021 08:01:56 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14QC0Mjl122750; Wed, 26 May 2021 07:00:22 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1622030422; bh=w+1yG06oMM2gTxx2gryJE3Zg3WgFOgAaSk6Mad9RwTQ=; h=From:To:CC:Subject:Date; b=N58g+pjdInLV1EE+rFcVoS0dR8zR2QEY0wX5k0K9fSvTVzvPrpAIBOztK/ds272NB OcCKTSprCwf7lwTtNzdVzf4qwKJjkNcslj+Uu/r70q3tGroLVrsUd+mnfJYE2gnE0O WG1tfLMrYWc2EgkT9I8NgOx7NjCdoFqScRRxpRik= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14QC0M4Y093725 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 26 May 2021 07:00:22 -0500 Received: from DLEE112.ent.ti.com (157.170.170.23) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 26 May 2021 07:00:22 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 26 May 2021 07:00:22 -0500 Received: from ula0132425.ent.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14QC0J2t108104; Wed, 26 May 2021 07:00:20 -0500 From: Vignesh Raghavendra To: Tony Lindgren CC: Rob Herring , , , , Vignesh Raghavendra Subject: [PATCH 1/2] ARM: dts: dra7-l4: Drop ti,omap4-uart entry from UART nodes Date: Wed, 26 May 2021 17:29:55 +0530 Message-ID: <20210526115956.3065-1-vigneshr@ti.com> X-Mailer: git-send-email 2.31.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org ti,omap4-uart was kept around to work with legacy omap-serial driver. Now that we have completed move to 8250-omap.c drop legacy compatible. This will simplify writing YAML schema. Signed-off-by: Vignesh Raghavendra --- arch/arm/boot/dts/dra7-l4.dtsi | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/arch/arm/boot/dts/dra7-l4.dtsi b/arch/arm/boot/dts/dra7-l4.dtsi index 149144cdff35..a750f7829f79 100644 --- a/arch/arm/boot/dts/dra7-l4.dtsi +++ b/arch/arm/boot/dts/dra7-l4.dtsi @@ -1159,7 +1159,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x20000 0x1000>; uart3: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -1562,7 +1562,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x66000 0x1000>; uart5: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -1594,7 +1594,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x68000 0x1000>; uart6: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -1626,7 +1626,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x6a000 0x1000>; uart1: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts-extended = <&crossbar_mpu GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; clock-frequency = <48000000>; @@ -1658,7 +1658,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x6c000 0x1000>; uart2: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -1690,7 +1690,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x6e000 0x1000>; uart4: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -2424,7 +2424,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x20000 0x1000>; uart7: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -2454,7 +2454,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x22000 0x1000>; uart8: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -2484,7 +2484,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0x24000 0x1000>; uart9: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; @@ -4530,7 +4530,7 @@ SYSC_OMAP2_SOFTRESET | ranges = <0x0 0xb000 0x1000>; uart10: serial@0 { - compatible = "ti,dra742-uart", "ti,omap4-uart"; + compatible = "ti,dra742-uart"; reg = <0x0 0x100>; interrupts = ; clock-frequency = <48000000>; -- 2.31.1