Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp438729pxj; Thu, 27 May 2021 04:01:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyjGmHNRiQwwsK99j7cDt6FwdrnpuZasHOS9nKeaxTpNbkRYjqhVWamZykhiF8dqoh+0gDa X-Received: by 2002:a6b:630c:: with SMTP id p12mr2334256iog.124.1622113294715; Thu, 27 May 2021 04:01:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622113294; cv=none; d=google.com; s=arc-20160816; b=mMPsNoFPwOaYz9jE5dKCGj7KlNRA4lfSblWpUU13PKnsSIdXXyrnjvVGJst0mFI59N +VAkMcg/wcQX7viAQJieLL55LcZOzJTpQqsApnxJQWcjUHnJzRgeV9IkVPRzs0zlXlw/ T3xuD/h21aVf9uqtzgvkgCRXkJnOkemRGA8vF8dLShv5mt1bgnJwAy++3K/mZiZFu2s6 PsI3TvB+FWBGv9MESyYRN+5AgxL0rPpBs3L0eh3G9nP/HH206aWE2t5dtSpe6oEHMnZh Bx2cdxMPPyhzDWjgNCMCQqe/ZzUxy3fD76bIuth136ObFBESJch3iaNlR3rFPU4zJzm9 Xvzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=R5N5oZ+1APogmyoyRV7B7KuQxfti3iHISxAjw6QGonM=; b=YJpwyIZjNsDXWNMQPWt7YdbVARvZVA6hVAs5hAC+zJBwO9p9bkwjhai+jo9FQtdstZ 09OonaqpJ81mlhfHvYG3+H3CKZRDDwwAq1rwer0UEbo5eH1T9FmYUzoTyRaMBNHaFQW1 sQcF4RZRVqXe3ECsdG96x6t3thXV9vygRR7pGuwEEHnJCD6p7pK73LiYKOuk+OlyQ/IK S8MVJNHVjUmKjl5SzarFU+lA8baYPjBas42as3LC14oo2qQXPVqji28TocZsFZ3jRrZF 9fmwb0r0gI9ZnePQ0fa1DAKcNIcOOj2i4vQgVTfECHWP1qE0T3F+bFp0gTBRtdxoKcvJ 9m0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@heitbaum.com header.s=google header.b=CvDQzkMe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g2si2337549jaj.107.2021.05.27.04.01.16; Thu, 27 May 2021 04:01:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@heitbaum.com header.s=google header.b=CvDQzkMe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236239AbhE0LBb (ORCPT + 99 others); Thu, 27 May 2021 07:01:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56822 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236217AbhE0LB3 (ORCPT ); Thu, 27 May 2021 07:01:29 -0400 Received: from mail-pl1-x630.google.com (mail-pl1-x630.google.com [IPv6:2607:f8b0:4864:20::630]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 337A3C061760 for ; Thu, 27 May 2021 03:59:54 -0700 (PDT) Received: by mail-pl1-x630.google.com with SMTP id a7so2155493plh.3 for ; Thu, 27 May 2021 03:59:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=heitbaum.com; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=R5N5oZ+1APogmyoyRV7B7KuQxfti3iHISxAjw6QGonM=; b=CvDQzkMeN2S0owB/PTz9PlRw2l4ooxZvPjlEY7xClUuZ6/JPfMGrjoV1FI+iVpOGQl bVvA44bDOgoeCsjVT/QGdMdHzg/9cliLi6sm91pd2oHHu7GrjdBxLw++800jHZBMeAKk Zbs3NZa/1sBPlD/mCwQNBF7U7XBK5EbRG1Nzs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=R5N5oZ+1APogmyoyRV7B7KuQxfti3iHISxAjw6QGonM=; b=F8zbUPzDQ2kmS429NLJjAiXhfskUCqxcbHxeTYmqpIuKrFB12TFzLxJNfOJNPZLN0O op/wK/RY3RIn7l/HnZFF0ixHj2YIZWoaSaZudBgtnjeAcyByl4VRQoVbQ8pwrRdcB5s/ 7Xn6n3+BOj+27qv57x4wQvSwh1AHDaQC0o0DUvSOfAhJ6gc4zgKr8ceFD0aiVaj8uTs4 pTZufT/PEGNsIZcJP5GZLtkEwKpymRP3iDW6LqsTkCwzSp6WSPXBODfilqJXZ1hQ7MFM c7hRwctUGqhFc66w1tUUGkgF1dRtA0g6umVdj1awK12u1eIIAUqVgO1IpusZB08wxAy8 A39Q== X-Gm-Message-State: AOAM532WqQwLtzYoYgZizg7dRRe3TrfL6/8/nZCBzYckZPquYeQzMOQo FmWv4+yi2iTOVaCF4F/8BAMaSP3pp3p71jcKSok= X-Received: by 2002:a17:90b:341:: with SMTP id fh1mr3162306pjb.136.1622113193528; Thu, 27 May 2021 03:59:53 -0700 (PDT) Received: from 7698f5da3a10 ([124.170.34.40]) by smtp.gmail.com with ESMTPSA id m1sm1747391pgd.78.2021.05.27.03.59.50 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 27 May 2021 03:59:53 -0700 (PDT) Date: Thu, 27 May 2021 10:59:47 +0000 From: Rudi Heitbaum To: Peter Geis Cc: devicetree@vger.kernel.org, Linux Kernel Mailing List , "open list:ARM/Rockchip SoC..." , Mark Brown , Ezequiel Garcia , chenjh@rock-chips.com Subject: Re: [PATCH] regulator: fan53555: add back tcs4526 Message-ID: <20210527105943.GA441@7698f5da3a10> References: <20210526162342.GA20@8bbba9ba63a4> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.4 (2018-02-28) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, May 26, 2021 at 02:41:00PM -0400, Peter Geis wrote: > On Wed, May 26, 2021 at 12:23 PM Rudi Heitbaum wrote: > > > > > > For rk3399pro boards the tcs4526 regulator supports the vdd_gpu > > regulator. The tcs4526 regulator has a chip id of <0>. > > Add the compatibile tcs,tcs4526 > > > > without this patch, the dmesg output is: > > fan53555-regulator 0-0010: Chip ID 0 not supported! > > fan53555-regulator 0-0010: Failed to setup device! > > fan53555-regulator: probe of 0-0010 failed with error -22 > > with this patch, the dmesg output is: > > vdd_gpu: supplied by vcc5v0_sys > > > > The regulators are described as: > > - Dedicated power management IC TCS4525 > > - Lithium battery protection chip TCS4526 > > > > This has been tested with a Radxa Rock Pi N10. > > > > Fixes: f9028dcdf589 ("regulator: fan53555: only bind tcs4525 to correct chip id") > > Signed-off-by: Rudi Heitbaum > > Considering the TCS4525 wasn't supported prior to its recent addition, > and the TCS4526 wasn't supported by the driver at all, this isn't a > fix but a feature addition. > Binding only to the correct device ID exists for this reason, to > prevent unsafe voltage setting. Hi Peter, thanks for the detailed feedback. You are quite right (I had started using the tcs4525 patch as a tcs452x patch. I'll update that in the resubmission. > I also don't see the TCS4525/TCS4526 regulators in the current > linux-next device tree for the N10. I have a working rk3399pro-vmarc-som.dtsi that I intend to submit, but wanted to get clarity on the tcs452x first. I have included it at the bottom of this email. > > --- > > drivers/regulator/fan53555.c | 8 ++++++++ > > 1 file changed, 8 insertions(+) > > > > diff --git a/drivers/regulator/fan53555.c b/drivers/regulator/fan53555.c > > index 2695be617373..ddab9359ea20 100644 > > --- a/drivers/regulator/fan53555.c > > +++ b/drivers/regulator/fan53555.c > > @@ -90,6 +90,7 @@ enum { > > }; > > > > enum { > > + TCS4525_CHIP_ID_00 = 0, > > TCS4525_CHIP_ID_12 = 12, > > This isn't a TCS4525, but a TCS4526. I'll update this to TCS4526_CHIP_ID_00 > > }; > > > > @@ -373,6 +374,7 @@ static int fan53555_voltages_setup_silergy(struct fan53555_device_info *di) > > static int fan53526_voltages_setup_tcs(struct fan53555_device_info *di) > > { > > switch (di->chip_id) { > > + case TCS4525_CHIP_ID_00: > > case TCS4525_CHIP_ID_12: > > di->slew_reg = TCS4525_TIME; > > di->slew_mask = TCS_SLEW_MASK; > > @@ -564,6 +566,9 @@ static const struct of_device_id __maybe_unused fan53555_dt_ids[] = { > > }, { > > .compatible = "tcs,tcs4525", > > .data = (void *)FAN53526_VENDOR_TCS > > + }, { > > + .compatible = "tcs,tcs4526", > > + .data = (void *)FAN53526_VENDOR_TCS > > Since you aren't adding any functional code, is there a particular > reason you can't just add the chip id and simply use the tcs4525 > compatible? > This will prevent you from needing to modify the dt-bindings as well. In and earlier commit to the BSP kernel the proposal was to rename to tcs452x. ref: https://github.com/CK-LINUX/kernel/commit/b3bbe8018c56362feed1e49c8d243a8dbcdcc07b I chose to follow the example of silergy,syr827 and silergy,syr828 for tcs4526 (given I made the mistake in assuming that support for tcs4525 meant support for tcs4525.) This would maintain consistency of naming of tcs4526 throughout the source. Is that ok? > > }, > > { } > > }; > > @@ -672,6 +677,9 @@ static const struct i2c_device_id fan53555_id[] = { > > }, { > > .name = "tcs4525", > > .driver_data = FAN53526_VENDOR_TCS > > + }, { > > + .name = "tcs4526", > > + .driver_data = FAN53526_VENDOR_TCS > > }, > > { }, > > }; > > -- > > 2.29.2 > > Below is the draft patch for the dtsi includeing the 2 missing regulators and to enable the GPU on the Radxa Rock Pi N10 which utilises the VMARC RK3399Pro SoM. This will be submitted seperately to the "tcs4526 regulator" patch. --- a/arch/arm64/boot/dts/rockchip/rk3399pro-vmarc-som.dtsi 2021-05-08 09:11:59.000000000 +0000 +++ b/arch/arm64/boot/dts/rockchip/rk3399pro-vmarc-som.dtsi 2021-05-08 09:11:59.000000000 +0000 @@ -57,6 +57,22 @@ pinctrl-0 = <&hdmi_cec>; }; +&hdmi_sound { + status = "okay"; +}; + +&gpu { + mali-supply = <&vdd_gpu>; + assigned-clocks = <&cru ACLK_GPU>; + assigned-clock-rates = <200000000>; + status = "okay"; + /delete-property/ operating-points-v2; +}; + +&vopl { + status = "disabled"; +}; + &i2c0 { clock-frequency = <400000>; i2c-scl-falling-time-ns = <30>; @@ -289,6 +288,50 @@ }; }; }; + + vdd_cpu_b: tcs4525@1c { + compatible = "tcs,tcs4525"; + reg = <0x1c>; + vin-supply = <&vcc5v0_sys>; + regulator-compatible = "fan53555-reg"; + pinctrl-0 = <&vsel1_gpio>; + vsel-gpios = <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>; + regulator-name = "vdd_cpu_b"; + regulator-min-microvolt = <712500>; + regulator-max-microvolt = <1500000>; + regulator-ramp-delay = <2300>; + fcs,suspend-voltage-selector = <1>; + regulator-always-on; + regulator-boot-on; + regulator-initial-state = <3>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_gpu: tcs4526@10 { + compatible = "tcs,tcs4526"; + reg = <0x10>; + vin-supply = <&vcc5v0_sys>; + regulator-compatible = "fan53555-reg"; + pinctrl-0 = <&vsel2_gpio>; + vsel-gpios = <&gpio1 RK_PB6 GPIO_ACTIVE_HIGH>; + regulator-name = "vdd_gpu"; + regulator-min-microvolt = <735000>; + regulator-max-microvolt = <1400000>; + regulator-ramp-delay = <1000>; + fcs,suspend-voltage-selector = <1>; + regulator-always-on; + regulator-boot-on; + regulator-initial-state = <3>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; }; + +&i2s2 { + status = "okay"; +}; &i2c1 { @@ -381,6 +380,29 @@ pmic_int_l: pmic-int-l { rockchip,pins = <1 RK_PC2 0 &pcfg_pull_up>; }; + vsel1_gpio: vsel1-gpio { + rockchip,pins = + <1 RK_PC1 0 &pcfg_pull_down>; + }; + vsel2_gpio: vsel2-gpio { + rockchip,pins = + <1 RK_PB6 0 &pcfg_pull_down>; + }; + + soc_slppin_gpio: soc-slppin-gpio { + rockchip,pins = + <1 RK_PA5 0 &pcfg_output_low>; + }; + + soc_slppin_slp: soc-slppin-slp { + rockchip,pins = + <1 RK_PA5 1 &pcfg_pull_down>; + }; + + soc_slppin_rst: soc-slppin-rst { + rockchip,pins = + <1 RK_PA5 2 &pcfg_pull_none>; + }; }; sdio-pwrseq {