Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp780996pxj; Thu, 27 May 2021 11:27:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJztJVKzgbqTTwJ22mGxh5GgRsIH9Czj5syMInwXxWAzHdSu90phock1I9OQhGlBlfoTPyPm X-Received: by 2002:a05:6402:138c:: with SMTP id b12mr5747082edv.268.1622140056311; Thu, 27 May 2021 11:27:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622140056; cv=none; d=google.com; s=arc-20160816; b=tK7ZyPmN6GkIrH5+moBgXtm9MuHhgMCHxtTUi0tbNw36bACIc3NfrjC8/2lYUH3EsY OvbMgg725pTJMa488p+p0QQ/pYztILy7U4Xe5DXnIxxA4iKDs6psShXL3iSjfpWLerSS zEG3GOzLQty4LHTRWCF0A+6fmpbSg9PcIXBepzQ3OWdAlgZ71DvBiEZGPGg2xC4VuoWk BVQl1vtF/2E18/2qzjfku7Pds1jA6nPMyCJ0vKGo3Y/EBXen/Sh+oGtfFz/bseiGRZK2 533LU5bSQ4bTcDKJMmXAAe+/HQZzrVM+awOZsSEhvO5L0eQ/FxkEJGvG7s7Ys04Rc6lq S4iQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=XodMrfCljA3jV/VNq/KtupAAUjvI0NBdv4/HUVQcJTY=; b=Q1fiTivQmO3QIOkKUimeFYFyiRqMmCJLJ8wQzJRh7h3TO69yvYsHGR60eZBcTG7dqJ L4hBmPfAsgvDSHTCF/zU+n57WzT2z/EIlYkm8x8pLhrjJlP6Eo0iYr+5XE8w2GX0lnNs s4ajjvM7Rmsq+7blnUwDqFnspXK4F7FyvTCticN6yd9NMFvXHPlCSSHks8jUBwTZmCcO jG1S5ej1BspdaMgSMFEfsPNXiFGEFByFLiGbu4lhCLNlJvgJ3iiSOrmU04eB+lqYRa6r wxcDehM6h0jtkdB70vcc1AEKqQbC4G7EPoHzIhw5i0mslOz26Yj+XYanDDFTK+iEIN3n +Eag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=RCL1bwDN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id fc6si2670541ejc.580.2021.05.27.11.27.11; Thu, 27 May 2021 11:27:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=RCL1bwDN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237291AbhE0QQA (ORCPT + 99 others); Thu, 27 May 2021 12:16:00 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:18720 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S237172AbhE0QPA (ORCPT ); Thu, 27 May 2021 12:15:00 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 14RGD6SP000884; Thu, 27 May 2021 18:13:07 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=selector1; bh=XodMrfCljA3jV/VNq/KtupAAUjvI0NBdv4/HUVQcJTY=; b=RCL1bwDNHnkkjAVsoVA2e7zuqA4nZaC21d96kcxY+zK9+Yt/QNMTrzN4atOXuXdRJMug azw0Eq8+QS9Ew3nqHsO5YHuMkbWa6brYmuLc5NZESxGn74Dz+OcH/dylPzGvKrIHsUyY HJstXAzysl5xolm1UecmlilBPheBfrQy+x3EkNtvOez6P6738LVHz1O+qHY3F8Kqirf7 F3I+2RFuhrrd1t6hMML3mKDfsIxYpQrZdp42KURW4pC3L+oox0wIyIt+6eS/nLgb22Fg 2gB/z63zRZAPWhmHFRQL90SiqtSczXIlp+uPYSGzKp8+yx2iDJqkAihkwkv/qY3IYmRQ kA== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 38t7k3av0b-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 27 May 2021 18:13:07 +0200 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 51025100039; Thu, 27 May 2021 18:13:05 +0200 (CEST) Received: from Webmail-eu.st.com (sfhdag2node3.st.com [10.75.127.6]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 424E9236565; Thu, 27 May 2021 18:13:05 +0200 (CEST) Received: from localhost (10.75.127.46) by SFHDAG2NODE3.st.com (10.75.127.6) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 27 May 2021 18:13:04 +0200 From: To: Mark Brown , Miquel Raynal , Vignesh Raghavendra , Boris Brezillon , , Alexandre Torgue , , , , CC: , Subject: [PATCH v3 3/3] mtd: spinand: add SPI-NAND MTD resume handler Date: Thu, 27 May 2021 18:12:52 +0200 Message-ID: <20210527161252.16620-4-patrice.chotard@foss.st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210527161252.16620-1-patrice.chotard@foss.st.com> References: <20210527161252.16620-1-patrice.chotard@foss.st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.46] X-ClientProxiedBy: SFHDAG3NODE3.st.com (10.75.127.9) To SFHDAG2NODE3.st.com (10.75.127.6) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.391,18.0.761 definitions=2021-05-27_09:2021-05-27,2021-05-27 signatures=0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Patrice Chotard After power up, all SPI NAND's blocks are locked. Only read operations are allowed, write and erase operations are forbidden. The SPI NAND framework unlocks all the blocks during its initialization. During a standby low power, the memory is powered down, losing its configuration. During the resume, the QSPI driver state is restored but the SPI NAND framework does not reconfigured the memory. This patch adds SPI-NAND MTD PM handlers for resume ops. SPI NAND resume op re-initializes SPI NAND flash to its probed state. Signed-off-by: Christophe Kerello Signed-off-by: Patrice Chotard --- Changes in v3: - Add spinand_read_cfg() call to repopulate cache Changes in v2: - Add helper spinand_block_unlock(). - Add spinand_ecc_enable() call. - Remove some dev_err(). - Fix commit's title and message. drivers/mtd/nand/spi/core.c | 33 +++++++++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/drivers/mtd/nand/spi/core.c b/drivers/mtd/nand/spi/core.c index 1f699ad84f1b..e3fcbcf381c3 100644 --- a/drivers/mtd/nand/spi/core.c +++ b/drivers/mtd/nand/spi/core.c @@ -1099,6 +1099,38 @@ static int spinand_block_unlock(struct spinand_device *spinand) return ret; } +static void spinand_mtd_resume(struct mtd_info *mtd) +{ + struct spinand_device *spinand = mtd_to_spinand(mtd); + int ret; + + ret = spinand_reset_op(spinand); + if (ret) + return; + + ret = spinand_read_cfg(spinand); + if (ret) + return; + + ret = spinand_init_quad_enable(spinand); + if (ret) + return; + + ret = spinand_upd_cfg(spinand, CFG_OTP_ENABLE, 0); + if (ret) + return; + + ret = spinand_manufacturer_init(spinand); + if (ret) + return; + + ret = spinand_block_unlock(spinand); + if (ret) + return; + + spinand_ecc_enable(spinand, false); +} + static int spinand_init(struct spinand_device *spinand) { struct device *dev = &spinand->spimem->spi->dev; @@ -1186,6 +1218,7 @@ static int spinand_init(struct spinand_device *spinand) mtd->_block_isreserved = spinand_mtd_block_isreserved; mtd->_erase = spinand_mtd_erase; mtd->_max_bad_blocks = nanddev_mtd_max_bad_blocks; + mtd->_resume = spinand_mtd_resume; if (nand->ecc.engine) { ret = mtd_ooblayout_count_freebytes(mtd); -- 2.17.1