Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp914206pxj; Fri, 28 May 2021 20:39:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxy9qYI4LBKhRNH07HTKl6HKtWtyfOqz5E7Kq9XATUorg+TPfWWC8Qh/Q/S0iKqbY57Fsbv X-Received: by 2002:a50:a6c2:: with SMTP id f2mr6850816edc.39.1622259568097; Fri, 28 May 2021 20:39:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622259568; cv=none; d=google.com; s=arc-20160816; b=QdSTGzjBrESC4++xAQxXSBYB2sJskycq0A6KuCrH489ioY/5S0hQiGGVdz0+Ccaf9r /njKJOTEi6P34424P990s5SssnVAfGTZlhtpheYitK0tkCYCf8U3dn2dUQl/fe1oOyI4 hg77TJtzUNh3NCybhpl23EjUftf7vzUckCC1ovR0blZJHl6RGKBP2zKWfmnXxZhkmeWm APcDvuK4uOSyK3qZYHrIxC2fFknTwY9vQxHPMJGwWgisFrprb8xiG7S4mJ6GxNYiRoIH ud1Umw/XcAhbT68jG5h0OJ+L0G6U3IBUMaWU/oTPvpJDRdccQ/g2t+AfByro4MwwYbB2 CyhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:mime-version:message-id:date:subject:cc:from :dkim-signature; bh=P5qgJg7KpA36KsDxZ2B8pLQWTcpCcWDO2HNU4/C3Aho=; b=LaZ1AF9KImZYzdAPf0CwGFDj2PvfziEb7+X9bzOO31PpjVcxnH5lfMRdfXE7FiwZvq oCDQN2NkM71k5s3TkgoirZrrOL9LGaQGkYh9ut7N/91GO6mlT2RwKWpxYwOXKwPAP8Wq 65ZW7fGe1jod4CHNDtUTa360qutXvFGtrlNStZ9L2KnhGcU/snJ4oUNCS8cK5+cX6XCA 3HyNT9tA/iIcIz5b7wiqYZ0awpz8bZciCFKfAPNSXlKutjNHNDOMOxMdv86ouVlCOJnz rjjDoUeo3etfzFxstscAWMUkSLwtEMIY7O/2/Vnq5eG3VXHsBeecirxCkcLwc7Ved96B 2boQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@ti.com header.s=ti-com-17Q1 header.b=a1xzMa4f; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id nd10si5995543ejc.600.2021.05.28.20.39.05; Fri, 28 May 2021 20:39:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@ti.com header.s=ti-com-17Q1 header.b=a1xzMa4f; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229560AbhE2Djw (ORCPT + 99 others); Fri, 28 May 2021 23:39:52 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:51958 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229543AbhE2Djv (ORCPT ); Fri, 28 May 2021 23:39:51 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14T3c5lj118921; Fri, 28 May 2021 22:38:05 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1622259485; bh=P5qgJg7KpA36KsDxZ2B8pLQWTcpCcWDO2HNU4/C3Aho=; h=From:To:CC:Subject:Date; b=a1xzMa4fcnAjjWCnci5oz5UtDslJwHXVhkeQK61+y0cUgeM+VLMN3M74ZjQXfAnib b/VWioUB93qGEwIEpK++GsyTG2SzhCVrpWevnIcSc5Xjw+lf7kcqcCubdXwxm5OAMc Yli/Q56WmYXynuAtX8HXqQiQfjw+ksOXp9MYQjx8= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14T3c4pM001191 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 28 May 2021 22:38:05 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 28 May 2021 22:38:04 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Fri, 28 May 2021 22:38:04 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14T3bwp2022911; Fri, 28 May 2021 22:37:59 -0500 From: Aswath Govindraju CC: Lokesh Vutla , Kishon Vijay Abraham I , Vignesh Raghavendra , Jan Kiszka , Suman Anna , Aswath Govindraju , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v4] arm64: dts: ti: k3-am65: Add support for UHS-I modes in MMCSD1 subsystem Date: Sat, 29 May 2021 09:07:49 +0530 Message-ID: <20210529033749.6250-1-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org UHS-I speed modes are supported in AM65 S.R. 2.0 SoC[1]. Add support by removing the no-1-8-v tag and including the voltage regulator device tree nodes for power cycling. However, the 4 bit interface of AM65 SR 1.0 cannot be supported at 3.3 V or 1.8 V because of erratas i2025 and i2026 [2]. As the SD card is the primary boot mode for development usecases, continue to enable SD card and disable UHS-I modes in it to minimize any ageing issues happening because of erratas. k3-am6528-iot2050-basic and k3-am6548-iot2050-advanced boards use S.R. 1.0 version of AM65 SoC. Therefore, add no-1-8-v in sdhci1 device tree node of the common iot2050 device tree file. [1] - https://www.ti.com/lit/ug/spruid7e/spruid7e.pdf, section 12.3.6.1.1 [2] - https://www.ti.com/lit/er/sprz452e/sprz452e.pdf Signed-off-by: Aswath Govindraju Acked-by: Jan Kiszka --- KPV test report: - https://pastebin.ubuntu.com/p/wnQQTrJZP6/ changes since v3: - rebased on top of https://git.kernel.org/pub/scm/linux/kernel/git/nmenon/linux.git/log/?h=ti-k3-dts-next - Picked up Jan's ack changes since v2: - moved the no-1-8-v tag to common iot2050 dtsi file. changes since v1: - added no-1-8-v tag in sdhci1 dt nodes of k3-am6528-iot2050-basic and k3-am6548-iot2050-advanced boards as they use S.R.1.0 version AM65 SoC. .../boot/dts/ti/k3-am65-iot2050-common.dtsi | 1 + arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 1 - .../arm64/boot/dts/ti/k3-am654-base-board.dts | 33 +++++++++++++++++++ 3 files changed, 34 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi b/arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi index f4ec9ed52939..d90abda1de84 100644 --- a/arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi @@ -555,6 +555,7 @@ pinctrl-0 = <&main_mmc1_pins_default>; ti,driver-strength-ohm = <50>; disable-wp; + no-1-8-v; }; &usb0 { diff --git a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi index 6cd3131eb9ff..f97fc00c00ca 100644 --- a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi @@ -301,7 +301,6 @@ ti,otap-del-sel = <0x2>; ti,trm-icp = <0x8>; dma-coherent; - no-1-8-v; }; scm_conf: scm-conf@100000 { diff --git a/arch/arm64/boot/dts/ti/k3-am654-base-board.dts b/arch/arm64/boot/dts/ti/k3-am654-base-board.dts index 97c344088483..60e43fd7af12 100644 --- a/arch/arm64/boot/dts/ti/k3-am654-base-board.dts +++ b/arch/arm64/boot/dts/ti/k3-am654-base-board.dts @@ -85,6 +85,38 @@ gpios = <&wkup_gpio0 27 GPIO_ACTIVE_LOW>; }; }; + + evm_12v0: fixedregulator-evm12v0 { + /* main supply */ + compatible = "regulator-fixed"; + regulator-name = "evm_12v0"; + regulator-min-microvolt = <12000000>; + regulator-max-microvolt = <12000000>; + regulator-always-on; + regulator-boot-on; + }; + + vcc3v3_io: fixedregulator-vcc3v3io { + /* Output of TPS54334 */ + compatible = "regulator-fixed"; + regulator-name = "vcc3v3_io"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + vin-supply = <&evm_12v0>; + }; + + vdd_mmc1_sd: fixedregulator-sd { + compatible = "regulator-fixed"; + regulator-name = "vdd_mmc1_sd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + enable-active-high; + vin-supply = <&vcc3v3_io>; + gpio = <&pca9554 4 GPIO_ACTIVE_HIGH>; + }; }; &wkup_pmx0 { @@ -327,6 +359,7 @@ * disable sdhci1 */ &sdhci1 { + vmmc-supply = <&vdd_mmc1_sd>; pinctrl-names = "default"; pinctrl-0 = <&main_mmc1_pins_default>; ti,driver-strength-ohm = <50>; -- 2.17.1