Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp2629515pxj; Mon, 31 May 2021 06:58:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxrrZ/2A/EPH99QbydxAs9pxa8M2J3OaxCkUp0IkT1owkDuGbaXYJiXBooXxTrALlWWxe65 X-Received: by 2002:a17:906:988a:: with SMTP id zc10mr10535120ejb.62.1622469509279; Mon, 31 May 2021 06:58:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622469509; cv=none; d=google.com; s=arc-20160816; b=njwmyFJ2cOkUD4ELIrRTTSHcenMkgcWZFESgw2T2W/S6IaXwcTIWrivuy27h6BaC+C 9PNGqNFmUQX4cq3erxmQG5yK+Mej73+UaDRKjkONevgcnhJ6uak5E8bWQNoVXAEAr/yO wqZnM/gIlWPvUcUI6d7rfVje3cmsL0v8VRVQy2qzEFA0FKxSNdcz+Y/lv6Dd7nOZGb/p UHgzt3ga2CJyjYMmIruq3OmROl3xEMcbqZL9slTZAl7jDSM9021Flq4YxxeznZK7kYok sieH7adWubvK45nx7xYju/5e8ecIf3EAdFhHem2iQKELJHJKRNL+nW4U+UBoHKzH5Zix 9G6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=uNHjzaCEUF4ccbj9/17yyKeEPMWVPXOBaW/JkbTMkCA=; b=BfLbzAECXuBeJopnOtdVx42nVW88h19Zwtgh+8VUCVzIT+TAfgX6uXl0Qd+sqrJ9JL Iu/HQE2pRm6IPqEwtV2bTMRC9nd7nJSbQf7GfYeL7ipJ/lHWdkruxV7rG02NQmx0iogM TaHd+QXU5t3/7iWvaowAYdklFse9A/ypdMT7HSODhCbyNJZu29MkN1YTbiddGE045on4 OhKU5fN+6UrAlsG0V0sB+PE+vqnBGQTqvknWj4qnCnRYG4RAdzaGbilpwOrM+8ZeCjVv sBATzVyYRUlMXPDUXYrYDzgqA6fkakhb9BxrBXtUa2VF3zSNFzNoQ319ajJtfVLKtcuu ucIw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e6si8369977edz.576.2021.05.31.06.58.06; Mon, 31 May 2021 06:58:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231783AbhEaN6o (ORCPT + 99 others); Mon, 31 May 2021 09:58:44 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:56381 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232323AbhEaNib (ORCPT ); Mon, 31 May 2021 09:38:31 -0400 Received: from ironmsg-lv-alpha.qualcomm.com ([10.47.202.13]) by alexa-out.qualcomm.com with ESMTP; 31 May 2021 06:34:42 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg-lv-alpha.qualcomm.com with ESMTP/TLS/AES256-SHA; 31 May 2021 06:34:40 -0700 X-QCInternal: smtphost Received: from rajeevny-linux.qualcomm.com ([10.204.66.121]) by ironmsg01-blr.qualcomm.com with ESMTP; 31 May 2021 19:04:15 +0530 Received: by rajeevny-linux.qualcomm.com (Postfix, from userid 2363605) id 7D62421485; Mon, 31 May 2021 19:04:14 +0530 (IST) From: Rajeev Nandan To: dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org Cc: Rajeev Nandan , linux-kernel@vger.kernel.org, sean@poorly.run, robdclark@gmail.com, robh+dt@kernel.org, abhinavk@codeaurora.org, kalyan_t@codeaurora.org, mkrishn@codeaurora.org, jonathan@marek.ca Subject: [v1 3/3] drm/msm/dsi: Add DSI support for SC7280 Date: Mon, 31 May 2021 19:03:55 +0530 Message-Id: <1622468035-8453-4-git-send-email-rajeevny@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1622468035-8453-1-git-send-email-rajeevny@codeaurora.org> References: <1622468035-8453-1-git-send-email-rajeevny@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for v2.5.0 DSI block in the SC7280 SoC. Signed-off-by: Rajeev Nandan --- drivers/gpu/drm/msm/dsi/dsi_cfg.c | 20 ++++++++++++++++++++ drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + 2 files changed, 21 insertions(+) diff --git a/drivers/gpu/drm/msm/dsi/dsi_cfg.c b/drivers/gpu/drm/msm/dsi/dsi_cfg.c index f3f1c03..d76a680 100644 --- a/drivers/gpu/drm/msm/dsi/dsi_cfg.c +++ b/drivers/gpu/drm/msm/dsi/dsi_cfg.c @@ -200,6 +200,24 @@ static const struct msm_dsi_config sc7180_dsi_cfg = { .num_dsi = 1, }; +static const char * const dsi_sc7280_bus_clk_names[] = { + "iface", "bus", +}; + +static const struct msm_dsi_config sc7280_dsi_cfg = { + .io_offset = DSI_6G_REG_SHIFT, + .reg_cfg = { + .num = 1, + .regs = { + {"vdda", 8350, 0 }, /* 1.2 V */ + }, + }, + .bus_clk_names = dsi_sc7280_bus_clk_names, + .num_bus_clks = ARRAY_SIZE(dsi_sc7280_bus_clk_names), + .io_start = { 0xae94000 }, + .num_dsi = 1, +}; + static const struct msm_dsi_host_cfg_ops msm_dsi_v2_host_ops = { .link_clk_set_rate = dsi_link_clk_set_rate_v2, .link_clk_enable = dsi_link_clk_enable_v2, @@ -267,6 +285,8 @@ static const struct msm_dsi_cfg_handler dsi_cfg_handlers[] = { &sdm845_dsi_cfg, &msm_dsi_6g_v2_host_ops}, {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V2_4_1, &sc7180_dsi_cfg, &msm_dsi_6g_v2_host_ops}, + {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V2_5_0, + &sc7280_dsi_cfg, &msm_dsi_6g_v2_host_ops}, }; const struct msm_dsi_cfg_handler *msm_dsi_cfg_get(u32 major, u32 minor) diff --git a/drivers/gpu/drm/msm/dsi/dsi_cfg.h b/drivers/gpu/drm/msm/dsi/dsi_cfg.h index ade9b60..b2c4d5e 100644 --- a/drivers/gpu/drm/msm/dsi/dsi_cfg.h +++ b/drivers/gpu/drm/msm/dsi/dsi_cfg.h @@ -24,6 +24,7 @@ #define MSM_DSI_6G_VER_MINOR_V2_3_0 0x20030000 #define MSM_DSI_6G_VER_MINOR_V2_4_0 0x20040000 #define MSM_DSI_6G_VER_MINOR_V2_4_1 0x20040001 +#define MSM_DSI_6G_VER_MINOR_V2_5_0 0x20050000 #define MSM_DSI_V2_VER_MINOR_8064 0x0 -- 2.7.4