Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3170271pxj; Mon, 31 May 2021 22:34:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx3fSNwOkML2KomKcMVx3aRbvF5yQ9jcS20hMWtisHcRqNgkGwQ2I3+Oyx8Gq1T/Js1IiHE X-Received: by 2002:a17:906:eb88:: with SMTP id mh8mr9303092ejb.540.1622525649194; Mon, 31 May 2021 22:34:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622525649; cv=none; d=google.com; s=arc-20160816; b=AnaauoSzQLczoDqgaw0MiCc7MaPgx0xw4sY0/A9oVKDciZgDD2oTo0r2cexATnzv2i bIh2mnYzocjWJbdz1WwDtqYyiqBWRkWH43AQsvwpfQy+6733GUgwaZ3Azm9XfAS5Suzz acu/KBbXHmdJAm8IZ52tiHRPpBRhIgHhHx4/q7BPW8AGyGk2mMXqZ2zAk28fA8kCdof8 DRV9R+nf0d1bPGnqk5T17+1bDrpIqZuhIxuMeSn8QygWON4f5aMOdzQGGtUiVyyzeyOW F33wlqoZ8uirCsY9SoDqpu7kE7/uvuNk6M9IS4//fj4VsVguXecDpqDBxBD+iFicdmM6 5/kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=KfsvMxCtVXqdQxTN7mNvqCEVCHmyI9ZBzorDCcBLv60=; b=Tj/oBjLCipnLCmYMhEtXPdo4YAbr9pirzaCpTHI3Gjiy70dYNRz2pgx0WhetX+DKlp W/ps5UptpDu3QfetMDzoO+JUnUemJZaDQ25NBhY30Xsy8Ca59+2t8m5aJKrh9PMBMTW2 A1dfpNkHfNlEekJWuIUSln1azPs+VHvef3unWIDZ3REGQ9AGCvISLdLbYVP1APSKefju 5LgxDDwkgKxccxXnvy97enc+TTS85LxByTszDkPrgYwE95CdrcgPV6iTVjaDXd5fEqsB aXpOB9F91X+p2yGvgD5/7fUhpYmlqhYjTmIGq33t5i+AIjV1S3rXPOdKoGlFiwpA7M43 OeQg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t19si15085653ejb.193.2021.05.31.22.33.47; Mon, 31 May 2021 22:34:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233006AbhFAFcx (ORCPT + 99 others); Tue, 1 Jun 2021 01:32:53 -0400 Received: from mo-csw1515.securemx.jp ([210.130.202.154]:34176 "EHLO mo-csw.securemx.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232707AbhFAFco (ORCPT ); Tue, 1 Jun 2021 01:32:44 -0400 Received: by mo-csw.securemx.jp (mx-mo-csw1515) id 1515UnPI001173; Tue, 1 Jun 2021 14:30:49 +0900 X-Iguazu-Qid: 34tKSdkzjl7A7Znipk X-Iguazu-QSIG: v=2; s=0; t=1622525449; q=34tKSdkzjl7A7Znipk; m=+remc5csa8j0YBsb8MELN5Mcl1KlDUhHpY13HtNoKco= Received: from imx2-a.toshiba.co.jp (imx2-a.toshiba.co.jp [106.186.93.35]) by relay.securemx.jp (mx-mr1510) id 1515UmY9009197 (version=TLSv1.2 cipher=AES128-GCM-SHA256 bits=128 verify=NOT); Tue, 1 Jun 2021 14:30:48 +0900 Received: from enc01.toshiba.co.jp (enc01.toshiba.co.jp [106.186.93.100]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by imx2-a.toshiba.co.jp (Postfix) with ESMTPS id 6A7C51000C3; Tue, 1 Jun 2021 14:30:48 +0900 (JST) Received: from hop001.toshiba.co.jp ([133.199.164.63]) by enc01.toshiba.co.jp with ESMTP id 1515UmAu008256; Tue, 1 Jun 2021 14:30:48 +0900 From: Nobuhiro Iwamatsu To: Michael Turquette , Stephen Boyd Cc: linux-clk@vger.kernel.org, punit1.agrawal@toshiba.co.jp, yuji2.ishikawa@toshiba.co.jp, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Nobuhiro Iwamatsu Subject: [PATCH v2 3/4] dt-bindings: clock: Add DT bindings for SMU of Toshiba Visconti TMPV7708 SoC Date: Tue, 1 Jun 2021 14:30:36 +0900 X-TSB-HOP: ON Message-Id: <20210601053037.233573-4-nobuhiro1.iwamatsu@toshiba.co.jp> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210601053037.233573-1-nobuhiro1.iwamatsu@toshiba.co.jp> References: <20210601053037.233573-1-nobuhiro1.iwamatsu@toshiba.co.jp> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add device tree bindings for SMU (System Management Unit) controller of Toshiba Visconti TMPV7708 SoC series. Signed-off-by: Nobuhiro Iwamatsu --- .../clock/toshiba,tmpv7708-pismu.yaml | 50 +++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv7708-pismu.yaml diff --git a/Documentation/devicetree/bindings/clock/toshiba,tmpv7708-pismu.yaml b/Documentation/devicetree/bindings/clock/toshiba,tmpv7708-pismu.yaml new file mode 100644 index 000000000000..7a8eac00e624 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/toshiba,tmpv7708-pismu.yaml @@ -0,0 +1,50 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/toshiba,tmpv7708-pismu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Toshiba Visconti5 TMPV7708 SMU controller Device Tree Bindings + +maintainers: + - Nobuhiro Iwamatsu + +description: + Toshia Visconti5 PLL controller which supports the clock and resets on + TMPV7708. + +properties: + compatible: + const: toshiba,tmpv7708-pismu + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + +required: + - compatible + - reg + - "#clock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + soc { + #address-cells = <2>; + #size-cells = <2>; + + pismu: pismu@24200000 { + compatible = "toshiba,tmpv7708-pismu"; + reg = <0 0x24200000 0 0x2140>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + }; +... -- 2.31.1