Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3798673pxj; Tue, 1 Jun 2021 13:26:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwhQGW9tzpEEZiMhi4sgcroqVpVaPQsmMuf+f8isRlkHECkME8g8km9GaST3snBLRr/8gMF X-Received: by 2002:a05:6638:1682:: with SMTP id f2mr26450438jat.139.1622579201238; Tue, 01 Jun 2021 13:26:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622579201; cv=none; d=google.com; s=arc-20160816; b=wHbJ7a/JrGelX5VoVNeomzXe64v6Nvf5gj3jdTTSzhQHnlNQih+qoxIWgvBVeRIM2O A9L4up2BYW/c1MgNf38s1lIuPI8a0sASYy+dQPaGBbdCI/UJdH16LHU7P2ZEzKibaaaN kNZGwtdPYnEM9EyZA9eRl+FiKMH2sFULdvWfEnD117wGQeBnRKb8y2x9J+9xTEAR+/FU ZyxuTR6UYdL8/cq/UFNyXbAIeaYv0S+rqVmAvlMXJNAHw2Eu3HdnBA1jraCzQfowCiEJ go8HX5VsD4CoYQWclMzcNX23tsZuDjsGYvOmonqV6CGJmBM0uhimEGCQyMIx3TeaZMn2 k02w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=dCk/UyBQje2KgBe2FOFSlalTzsgN12CTLWv5P8yJIGY=; b=PtjPUkt8D5G9dr4YdtDJIorjAi4dX0FYDBSmj2CX12Jk7iQ3yO7RitCUHzQ2lzcpR0 FdjJu8aEyj4IKadsxfCwNiOPRxZyV0aiO9Y9zRqt1oH1MFNWBosSdQlGQIbT3uEFUNrT xxbnASYuTW80BvUpbzYW08QizTC1On6odZsV54bt/YacvT3pbfe1WmCf935Kt+7pMyhR Oe/a2aXPiKNWlWLZBzSFcDlK8A9rZdbpeatEdyGg1KSHVGGL/CbpdWhB2CUxI4CPuBIF 7kPtXk0EbDXqG2YHPWKf5zn09ubEiyl8A+vPrApf04YdtaXQh8oS9EANHMzpOaSpVVB5 FeZQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x11si18474552ilp.53.2021.06.01.13.26.27; Tue, 01 Jun 2021 13:26:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234818AbhFAU0A (ORCPT + 99 others); Tue, 1 Jun 2021 16:26:00 -0400 Received: from mail-oo1-f48.google.com ([209.85.161.48]:39734 "EHLO mail-oo1-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234813AbhFAUZ7 (ORCPT ); Tue, 1 Jun 2021 16:25:59 -0400 Received: by mail-oo1-f48.google.com with SMTP id 67-20020a4a01460000b0290245b81f6261so79553oor.6; Tue, 01 Jun 2021 13:24:16 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=dCk/UyBQje2KgBe2FOFSlalTzsgN12CTLWv5P8yJIGY=; b=PGjlDv2cNpfQiExJx+Oe5qm7xd0XWC8JfPPy/oUrLq0aYQDlzm+LNlezuPcgbCg0Ro 4GrJAH7Z5kTN0Iycd4v0v2JDu6fvxknePhZk99E8MO/K/MFWl+rremSDyCA5b8mEvxsT hGG8G7VuM1SALXCyYJWSD160msgKnJb4+ETj5Wrz6ko8NiKG22YjNUYnQk4cw6h62xcr ZyZZgv7+m4Ys+cbINvMOB4QccqAqpBRaSQj4qvsZCOze9jS7WIeifJRid1bx3/QBKhN5 5GrlZ1gcPd56PQloF/OzrAUDI8jI87FUtnJO9UBFkcoJRfSSoYKCPGRdoSAFqnGnjH92 x9UQ== X-Gm-Message-State: AOAM5335GQQbDIVrI3WKixXdiXedne5KULbd4zFXTfosWO3kTeYdvo35 mFlD72PCbS0te9rdjsOmPkHh39V9gA== X-Received: by 2002:a4a:9451:: with SMTP id j17mr12090419ooi.93.1622579056250; Tue, 01 Jun 2021 13:24:16 -0700 (PDT) Received: from robh.at.kernel.org (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id l12sm2503998otr.16.2021.06.01.13.24.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Jun 2021 13:24:15 -0700 (PDT) Received: (nullmailer pid 968851 invoked by uid 1000); Tue, 01 Jun 2021 20:24:14 -0000 Date: Tue, 1 Jun 2021 15:24:14 -0500 From: Rob Herring To: Anand Ashok Dumbre Cc: jic23@kernel.org, lars@metafoo.de, linux-iio@vger.kernel.org, git-dev@xilinx.com, michal.simek@xilinx.com, pmeerw@pmeerw.net, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v5 3/4] dt-bindings: iio: adc: Add Xilinx AMS binding documentation Message-ID: <20210601202414.GA950000@robh.at.kernel.org> References: <20210528172959.15663-1-anand.ashok.dumbre@xilinx.com> <20210528172959.15663-4-anand.ashok.dumbre@xilinx.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210528172959.15663-4-anand.ashok.dumbre@xilinx.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, May 28, 2021 at 06:29:58PM +0100, Anand Ashok Dumbre wrote: > Xilinx AMS have several ADC channels that can be used for measurement of > different voltages and temperatures. Document the same in the bindings. > > Signed-off-by: Anand Ashok Dumbre > --- > .../bindings/iio/adc/xlnx,zynqmp-ams.yaml | 265 ++++++++++++++++++ > 1 file changed, 265 insertions(+) > create mode 100644 Documentation/devicetree/bindings/iio/adc/xlnx,zynqmp-ams.yaml > > diff --git a/Documentation/devicetree/bindings/iio/adc/xlnx,zynqmp-ams.yaml b/Documentation/devicetree/bindings/iio/adc/xlnx,zynqmp-ams.yaml > new file mode 100644 > index 000000000000..df3cfca69e2d > --- /dev/null > +++ b/Documentation/devicetree/bindings/iio/adc/xlnx,zynqmp-ams.yaml > @@ -0,0 +1,265 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/iio/adc/xlnx,zynqmp-ams.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Xilinx Zynq Ultrascale AMS controller > + > +maintainers: > + - Anand Ashok Dumbre > + > +description: | > + The AMS (Analog Monitoring System) includes an ADC as well as on-chip sensors > + that can be used to sample external voltages and monitor on-die operating > + conditions, such as temperature and supply voltage levels. > + The AMS has two SYSMON blocks which are PL (Programmable Logic) SYSMON and > + PS (Processing System) SYSMON. > + All designs should have AMS registers, but PS and PL are optional. The > + AMS controller can work with only PS, only PL and both PS and PL > + configurations. Please specify registers according to your design. Devicetree > + should always have AMS module property. Providing PS & PL module is optional. > + > + AMS Channel Details > + ``````````````````` > + Sysmon Block |Channel| Details |Measurement > + |Number | |Type Use spaces rather than tabs > + --------------------------------------------------------------------------------------------------------- > + AMS CTRL |0 |System PLLs voltage measurement, VCC_PSPLL. |Voltage > + |1 |Battery voltage measurement, VCC_PSBATT. |Voltage > + |2 |PL Internal voltage measurement, VCCINT. |Voltage > + |3 |Block RAM voltage measurement, VCCBRAM. |Voltage > + |4 |PL Aux voltage measurement, VCCAUX. |Voltage > + |5 |Voltage measurement for six DDR I/O PLLs, VCC_PSDDR_PLL. |Voltage > + |6 |VCC_PSINTFP_DDR voltage measurement. |Voltage > + --------------------------------------------------------------------------------------------------------- > + PS Sysmon |7 |LPD temperature measurement. |Temperature > + |8 |FPD temperature measurement (REMOTE). |Temperature > + |9 |VCC PS LPD voltage measurement (supply1). |Voltage > + |10 |VCC PS FPD voltage measurement (supply2). |Voltage > + |11 |PS Aux voltage reference (supply3). |Voltage > + |12 |DDR I/O VCC voltage measurement. |Voltage > + |13 |PS IO Bank 503 voltage measurement (supply5). |Voltage > + |14 |PS IO Bank 500 voltage measurement (supply6). |Voltage > + |15 |VCCO_PSIO1 voltage measurement. |Voltage > + |16 |VCCO_PSIO2 voltage measurement. |Voltage > + |17 |VCC_PS_GTR voltage measurement (VPS_MGTRAVCC). |Voltage > + |18 |VTT_PS_GTR voltage measurement (VPS_MGTRAVTT). |Voltage > + |19 |VCC_PSADC voltage measurement. |Voltage > + --------------------------------------------------------------------------------------------------------- > + PL Sysmon |20 |PL temperature measurement. |Temperature > + |21 |PL Internal voltage measurement, VCCINT. |Voltage > + |22 |PL Auxiliary voltage measurement, VCCAUX. |Voltage > + |23 |ADC Reference P+ voltage measurement. |Voltage > + |24 |ADC Reference N- voltage measurement. |Voltage > + |25 |PL Block RAM voltage measurement, VCCBRAM. |Voltage > + |26 |LPD Internal voltage measurement, VCC_PSINTLP (supply4). |Voltage > + |27 |FPD Internal voltage measurement, VCC_PSINTFP (supply5). |Voltage > + |28 |PS Auxiliary voltage measurement (supply6). |Voltage > + |29 |PL VCCADC voltage measurement (vccams). |Voltage > + |30 |Differential analog input signal voltage measurment. |Voltage > + |31 |VUser0 voltage measurement (supply7). |Voltage > + |32 |VUser1 voltage measurement (supply8). |Voltage > + |33 |VUser2 voltage measurement (supply9). |Voltage > + |34 |VUser3 voltage measurement (supply10). |Voltage > + |35 |Auxiliary ch 0 voltage measurement (VAux0). |Voltage > + |36 |Auxiliary ch 1 voltage measurement (VAux1). |Voltage > + |37 |Auxiliary ch 2 voltage measurement (VAux2). |Voltage > + |38 |Auxiliary ch 3 voltage measurement (VAux3). |Voltage > + |39 |Auxiliary ch 4 voltage measurement (VAux4). |Voltage > + |40 |Auxiliary ch 5 voltage measurement (VAux5). |Voltage > + |41 |Auxiliary ch 6 voltage measurement (VAux6). |Voltage > + |42 |Auxiliary ch 7 voltage measurement (VAux7). |Voltage > + |43 |Auxiliary ch 8 voltage measurement (VAux8). |Voltage > + |44 |Auxiliary ch 9 voltage measurement (VAux9). |Voltage > + |45 |Auxiliary ch 10 voltage measurement (VAux10). |Voltage > + |46 |Auxiliary ch 11 voltage measurement (VAux11). |Voltage > + |47 |Auxiliary ch 12 voltage measurement (VAux12). |Voltage > + |48 |Auxiliary ch 13 voltage measurement (VAux13). |Voltage > + |49 |Auxiliary ch 14 voltage measurement (VAux14). |Voltage > + |50 |Auxiliary ch 15 voltage measurement (VAux15). |Voltage > + -------------------------------------------------------------------------------------------------------- > + > +properties: > + compatible: > + enum: > + - xlnx,zynqmp-ams > + > + interrupts: > + description: IRQ line for AMS Drop. > + maxItems: 1 > + > + interrupt-names: > + items: > + - const: ams-irq Kind of a pointless name. You don't need *-names unless you have more than one. > + > + reg: > + description: AMS Controller register space > + maxItems: 1 > + > + reg-names: > + items: > + - const: ams-base > + > + ranges: > + description: > + Keep the property empty to map child address space > + (for PS and/or PL) nodes 1:1 onto the parent address space. > + maxItems: 1 This contradicts 'empty'. > + > + '#address-cells': > + const: 1 > + > + '#size-cells': > + const: 1 > + > + '#io-channel-cells': > + const: 1 > + > +patternProperties: > + "^ams-ps@0,0$": If you have a non standard unit-address, you need to define the fields. > + type: object > + description: | > + PS (Processing System) SYSMON is memory mapped to PS. This block has > + built-in alarm generation logic that is used to interrupt the processor > + based on condition set. > + > + properties: > + compatible: > + enum: > + - xlnx,zynqmp-ams-ps > + > + reg: > + description: Register Space for PS-SYSMON > + maxItems: 1 > + > + required: > + - compatible > + - reg > + > + additionalProperties: false > + > + "^ams-pl@1,0$": What does the '1' correspond to? > + type: object > + description: > + PL-SYSMON is capable of monitoring off chip voltage and temperature. > + PL-SYSMON block has DRP, JTAG and I2C interface to enable monitoring > + from external master. Out of this interface currently only DRP is > + supported. This block has alarm generation logic that is used to > + interrupt the processor based on condition set. > + > + properties: > + compatible: > + items: > + - enum: > + - xlnx,zynqmp-ams-pl > + > + reg: > + description: Register Space for PL-SYSMON. > + maxItems: 1 > + > + required: > + - compatible > + - reg > + > + additionalProperties: false > + > + patternProperties: > + "^xlnx,ext-channels$": Not a pattern. Put under 'properties'. > + > + type: object > + > + description: > + List of external channels that are connected to the AMS PL module. > + If this property is not present, no external channels will be > + assumed to be connected. > + > + properties: > + '#address-cells': > + const: 1 > + > + '#size-cells': > + const: 0 > + > + additionalProperties: false > + > + patternProperties: > + "^channel@([0-9]{1,2}|1[0-5][0-9])$": > + type: object > + description: > + Describes the external channels connected. > + > + properties: > + reg: > + $ref: /schemas/types.yaml#/definitions/uint32 'reg' already has a type. > + description: > + Pair of pins the channel is connected to. This value is > + same as Channel Number for a particular channel. > + minimum: 20 > + maximum: 50 Based on the unit-address, the max is 159. > + > + xlnx,bipolar: > + $ref: /schemas/types.yaml#/definitions/flag > + type: boolean > + description: > + If the set channel is used in bipolar mode. > + > + required: > + - reg > + > + additionalProperties: false > + > +required: > + - compatible > + - interrupts > + - interrupt-names > + - reg > + - reg-names > + - ranges > + > +additionalProperties: false > + > +examples: > + - | > + bus { > + #address-cells = <2>; > + #size-cells = <2>; > + > + xilinx_ams: ams@ffa50000 { > + compatible = "xlnx,zynqmp-ams"; > + interrupt-parent = <&gic>; > + interrupts = <0 56 4>; > + interrupt-names = "ams-irq"; > + reg = <0x0 0xffa50000 0x0 0x800>; > + reg-names = "ams-base"; > + #address-cells = <1>; > + #size-cells = <1>; > + #io-channel-cells = <1>; > + ranges = <0 0 0xffa50800 0x800>; > + > + ams_ps: ams-ps@0,0 { > + compatible = "xlnx,zynqmp-ams-ps"; > + reg = <0 0x400>; > + }; > + > + ams_pl: ams-pl@1,0 { > + compatible = "xlnx,zynqmp-ams-pl"; > + reg = <0x400 0x400>; > + xlnx,ext-channels { > + #address-cells = <1>; > + #size-cells = <0>; > + channel@30 { > + reg = <30>; > + xlnx,bipolar; > + }; > + channel@31 { > + reg = <31>; > + }; > + channel@38 { > + reg = <38>; > + xlnx,bipolar; > + }; > + }; > + }; > + }; > + }; > -- > 2.17.1