Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp466510pxj; Wed, 2 Jun 2021 03:48:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxJ+oa677EG61YtCZzsgDxMVVViNnfkThj1iAb2D6oNj+NdXn9zyDZUWC1t4i/sx/zcRqC6 X-Received: by 2002:a05:6e02:180d:: with SMTP id a13mr15217864ilv.49.1622630931251; Wed, 02 Jun 2021 03:48:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622630931; cv=none; d=google.com; s=arc-20160816; b=iplw9FEJeUc/MxTaPW9Sho9YnVu3teY9X4Uoixjfh3xlYcu5+5hEDO99F+G8Jm9md6 T6LqdWkqYxGZL2Pl4lcM+OO5rHeg9xoQUd4L+XwLHAyzzGzOS9t0ZI+RymIgcX/s+Ks6 7maB4sq2aBo6eT4ljFpSJNPWMaUy/+OFPg2lgL0S2xYZT7Ewec2VFhjDAmJ3jUno4UVV md2cOZCym8NHSZmo3GYnQjd0HAs0Ztojsv8lzQ62LsZ/dWshdzGnBCjPzOmOpv9bzNfH 2J1Dbagj9CLYnImbCWvtuhrKso42rIcNMNdRXFjbZRKqmgf2Ut25WRtNdVu1hEpcIVze 4zmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=jzm3WAcRFAhEbx5hmbEakfCo7Tpj9uvhvZzehEqFkjo=; b=xi8Ar7GM5lpcf+FhHixDipKjuNU9XxDHLNOUp/uiOJKabeJFbPfrJ0AOnwohzt48YF C2G4JyVJO7BlbLnmF7zgpZwr8dR2a9lFiCuEKdq/MZiPiSQaT1LOWpuNY43QVgx3Ka0R lO8TGGkMsD1rvtXxEdX5sNV3+Lg36pkSv6HBi5XhjCbtI0QXGghkOGbCA7YHeLnwcnzt ZsUD2tGlVV7eTVuRLRT6sMhavAt8Lfnmswcd+1RJddcZWhDvVBMjKYWYxHAOoz6ObKVa gt/NN2SsnTKedpJd33QnxR+uD/GwMAwbwyrywKuDl1bjl1Bv/1Y6WCE7vtkNXB5GGa+1 rsSg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v17si10177035iln.123.2021.06.02.03.48.38; Wed, 02 Jun 2021 03:48:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231630AbhFBKsu (ORCPT + 99 others); Wed, 2 Jun 2021 06:48:50 -0400 Received: from muru.com ([72.249.23.125]:35424 "EHLO muru.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230284AbhFBKs3 (ORCPT ); Wed, 2 Jun 2021 06:48:29 -0400 Received: from hillo.muru.com (localhost [127.0.0.1]) by muru.com (Postfix) with ESMTP id 7F6038131; Wed, 2 Jun 2021 10:46:52 +0000 (UTC) From: Tony Lindgren To: stable@vger.kernel.org Cc: linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, Daniel Lezcano , Keerthy , Tero Kristo Subject: [Backport for linux-5.4.y PATCH 3/4] ARM: OMAP2+: Prepare to handle dra7 timer wrap issue Date: Wed, 2 Jun 2021 13:46:24 +0300 Message-Id: <20210602104625.6079-3-tony@atomide.com> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210602104625.6079-1-tony@atomide.com> References: <20210602104625.6079-1-tony@atomide.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Upstream commit 3efe7a878a11c13b5297057bfc1e5639ce1241ce backported to stable linux-5.4.y mach-omap2/timer instead of drivers/clocksource as linux-5.4.y still depends on legacy platform code for timers. Note that earlier stable kernels need also additional patches and will be posted separately. There is a timer wrap issue on dra7 for the ARM architected timer. In a typical clock configuration the timer fails to wrap after 388 days. To work around the issue, we need to use timer-ti-dm timers instead. Let's prepare for adding support for percpu timers by adding a common dmtimer_clkevt_init_common() and call it from __omap_sync32k_timer_init(). This patch makes no intentional functional changes. Cc: Daniel Lezcano Cc: Keerthy Cc: Tero Kristo Signed-off-by: Tony Lindgren --- arch/arm/mach-omap2/timer.c | 34 +++++++++++++++++++--------------- 1 file changed, 19 insertions(+), 15 deletions(-) diff --git a/arch/arm/mach-omap2/timer.c b/arch/arm/mach-omap2/timer.c --- a/arch/arm/mach-omap2/timer.c +++ b/arch/arm/mach-omap2/timer.c @@ -367,18 +367,21 @@ void tick_broadcast(const struct cpumask *mask) } #endif -static void __init omap2_gp_clockevent_init(int gptimer_id, - const char *fck_source, - const char *property) +static void __init dmtimer_clkevt_init_common(struct dmtimer_clockevent *clkevt, + int gptimer_id, + const char *fck_source, + unsigned int features, + const struct cpumask *cpumask, + const char *property, + int rating, const char *name) { - struct dmtimer_clockevent *clkevt = &clockevent; struct omap_dm_timer *timer = &clkevt->timer; int res; timer->id = gptimer_id; timer->errata = omap_dm_timer_get_errata(); - clkevt->dev.features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT; - clkevt->dev.rating = 300; + clkevt->dev.features = features; + clkevt->dev.rating = rating; clkevt->dev.set_next_event = omap2_gp_timer_set_next_event; clkevt->dev.set_state_shutdown = omap2_gp_timer_shutdown; clkevt->dev.set_state_periodic = omap2_gp_timer_set_periodic; @@ -396,19 +399,15 @@ static void __init omap2_gp_clockevent_init(int gptimer_id, &clkevt->dev.name, OMAP_TIMER_POSTED); BUG_ON(res); - clkevt->dev.cpumask = cpu_possible_mask; + clkevt->dev.cpumask = cpumask; clkevt->dev.irq = omap_dm_timer_get_irq(timer); - if (request_irq(timer->irq, omap2_gp_timer_interrupt, - IRQF_TIMER | IRQF_IRQPOLL, "gp_timer", clkevt)) - pr_err("Failed to request irq %d (gp_timer)\n", timer->irq); + if (request_irq(clkevt->dev.irq, omap2_gp_timer_interrupt, + IRQF_TIMER | IRQF_IRQPOLL, name, clkevt)) + pr_err("Failed to request irq %d (gp_timer)\n", clkevt->dev.irq); __omap_dm_timer_int_enable(timer, OMAP_TIMER_INT_OVERFLOW); - clockevents_config_and_register(&clkevt->dev, timer->rate, - 3, /* Timer internal resynch latency */ - 0xffffffff); - if (soc_is_am33xx() || soc_is_am43xx()) { clkevt->dev.suspend = omap_clkevt_idle; clkevt->dev.resume = omap_clkevt_unidle; @@ -558,7 +557,12 @@ static void __init __omap_sync32k_timer_init(int clkev_nr, const char *clkev_src { omap_clk_init(); omap_dmtimer_init(); - omap2_gp_clockevent_init(clkev_nr, clkev_src, clkev_prop); + dmtimer_clkevt_init_common(&clockevent, clkev_nr, clkev_src, + CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT, + cpu_possible_mask, clkev_prop, 300, "clockevent"); + clockevents_config_and_register(&clockevent.dev, clockevent.timer.rate, + 3, /* Timer internal resynch latency */ + 0xffffffff); /* Enable the use of clocksource="gp_timer" kernel parameter */ if (use_gptimer_clksrc || gptimer) -- 2.31.1