Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp253629pxj; Thu, 3 Jun 2021 06:00:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyHOwlKTOGb3JEMB1P7wd+CuqtDuyurBGLEE9y3RSttQeo+PyvytEn4Smg0Od1u0Ev+K8Qn X-Received: by 2002:a17:906:5f99:: with SMTP id a25mr18532033eju.45.1622725254969; Thu, 03 Jun 2021 06:00:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622725254; cv=none; d=google.com; s=arc-20160816; b=Wzf12Bk2KHAS7AoimOslG22c7SoGDscwUq1lNqqGkfDrs8mtCqjSmcjJtteCW8UY9S sAmj/e81666DFXb+tyYYdqcVnpWrm3+0Q7KhbTvleq75VdHWFOnepoWW93nPdcyHzoyj weDcObKAMhfcZXGZStM/wFcN6dWDDnyBNrvzpnQixrqBPdkB3z8ivPpqJlFLICaNvHtQ uAkLAWJ+Uw7qmOp7ti3sp3y+Pvg41Q7K87JTj/CYSMEIg6LR/oiKjfJbU/+1olGuqX7G N8EfXiX+dE6UvNbD2IhWeRsQAquHc7hHgeKfoULOCtBId/ypOI7P/yb4nU1BbHfTVc7h SybA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=hYmvrqlMDDW6XnULFPlAXJ1pdsWSApm4y99IbuTuUT0=; b=eA1xKNTFkIkO7J/+rlrvApVaQl0ov6hrDHpx0kWL9CIuVYEOi7iDywF2GP+JxKAI4b pFAo7sFwPFMgXq56GMuXTldWIZCR4ezfotFSZbjpb9/NqxkVFnlQ+5PpiH9wksSsaSpW r8jQdq6qxttTPMSRPO7MMmgHNWQdxYWT6wdi7A8VjBi6/rBDTEHHMJ8JDyczAHLsuVPa PrLj+I4wGUZ9OrJrnCCP/mDfTcQBQQncNIbR4X/tyX42yCE9lBZzbdxO9qKVCBgq6wb1 9sHpL0mq1kylJbQsLw3loBIM0HBIOL5mh6+uqRTGPP3CeC/LJefVfe+G/erdmTRLQyIp LEMQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d20si2373769ejy.157.2021.06.03.06.00.31; Thu, 03 Jun 2021 06:00:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230114AbhFCM7R (ORCPT + 99 others); Thu, 3 Jun 2021 08:59:17 -0400 Received: from relay8-d.mail.gandi.net ([217.70.183.201]:52367 "EHLO relay8-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229801AbhFCM7Q (ORCPT ); Thu, 3 Jun 2021 08:59:16 -0400 Received: (Authenticated sender: alex@ghiti.fr) by relay8-d.mail.gandi.net (Postfix) with ESMTPSA id 5A3AD1BF205; Thu, 3 Jun 2021 12:57:26 +0000 (UTC) Subject: Re: [PATCH v3 1/3] riscv: Factorize xip and !xip kernel address conversion macros To: Jisheng Zhang Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Jisheng Zhang , Christoph Hellwig , Zong Li , Anup Patel , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org References: <20210603082749.1256129-1-alex@ghiti.fr> <20210603082749.1256129-2-alex@ghiti.fr> <20210603202748.2775f739@xhacker> From: Alex Ghiti Message-ID: <64cdb4f9-06f0-59b9-acf9-6fc298db37d7@ghiti.fr> Date: Thu, 3 Jun 2021 14:57:25 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.10.2 MIME-Version: 1.0 In-Reply-To: <20210603202748.2775f739@xhacker> Content-Type: text/plain; charset=windows-1252; format=flowed Content-Language: fr Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Jisheng, Le 3/06/2021 ? 14:27, Jisheng Zhang a ?crit?: > On Thu, 3 Jun 2021 10:27:47 +0200 > Alexandre Ghiti wrote: > >> To simplify the kernel address conversion code, make the same definition of >> kernel_mapping_pa_to_va and kernel_mapping_va_to_pa compatible for both xip >> and !xip kernel by defining XIP_OFFSET to 0 in !xip kernel. >> >> Signed-off-by: Alexandre Ghiti >> --- >> arch/riscv/include/asm/page.h | 14 +++----------- >> arch/riscv/include/asm/pgtable.h | 2 ++ >> 2 files changed, 5 insertions(+), 11 deletions(-) >> >> diff --git a/arch/riscv/include/asm/page.h b/arch/riscv/include/asm/page.h >> index 6a7761c86ec2..6e004d8fda4d 100644 >> --- a/arch/riscv/include/asm/page.h >> +++ b/arch/riscv/include/asm/page.h >> @@ -93,9 +93,7 @@ extern unsigned long va_pa_offset; >> #ifdef CONFIG_64BIT >> extern unsigned long va_kernel_pa_offset; >> #endif >> -#ifdef CONFIG_XIP_KERNEL >> extern unsigned long va_kernel_xip_pa_offset; >> -#endif >> extern unsigned long pfn_base; >> #define ARCH_PFN_OFFSET (pfn_base) >> #else >> @@ -103,6 +101,7 @@ extern unsigned long pfn_base; >> #ifdef CONFIG_64BIT >> #define va_kernel_pa_offset 0 >> #endif >> +#define va_kernel_xip_pa_offset 0 >> #define ARCH_PFN_OFFSET (PAGE_OFFSET >> PAGE_SHIFT) >> #endif /* CONFIG_MMU */ >> >> @@ -110,29 +109,22 @@ extern unsigned long kernel_virt_addr; >> >> #ifdef CONFIG_64BIT >> #define linear_mapping_pa_to_va(x) ((void *)((unsigned long)(x) + va_pa_offset)) >> -#ifdef CONFIG_XIP_KERNEL >> #define kernel_mapping_pa_to_va(y) ({ \ >> unsigned long _y = y; \ >> (_y >= CONFIG_PHYS_RAM_BASE) ? > > This CONFIG_PHYS_RAM_BASE is only available for XIP, could result in a > compiler error for !XIP? You're right, I have this patch in my branch and forgot to squash it. > > I'm also concerned with the unecessary overhead of kernel_mapping_pa_to_va() > for !XIP case, there's a "if" condition branch, and extra symbol: va_kernel_xip_pa_offset I understand your concerns even if I don't find that the overhead is that important here, I prefer the readability improvement. I can always add unlikely/likely builtin to improve things or completely remove this patch if others agree with you. Thanks, Alex > >> (void *)((unsigned long)(_y) + va_kernel_pa_offset + XIP_OFFSET) : \ >> (void *)((unsigned long)(_y) + va_kernel_xip_pa_offset); \ >> }) >> -#else >> -#define kernel_mapping_pa_to_va(x) ((void *)((unsigned long)(x) + va_kernel_pa_offset)) >> -#endif >> #define __pa_to_va_nodebug(x) linear_mapping_pa_to_va(x) >> >> #define linear_mapping_va_to_pa(x) ((unsigned long)(x) - va_pa_offset) >> -#ifdef CONFIG_XIP_KERNEL >> #define kernel_mapping_va_to_pa(y) ({ \ >> unsigned long _y = y; \ >> (_y < kernel_virt_addr + XIP_OFFSET) ? \ >> ((unsigned long)(_y) - va_kernel_xip_pa_offset) : \ >> ((unsigned long)(_y) - va_kernel_pa_offset - XIP_OFFSET); \ >> }) > > Similar as kernel_mapping_pa_to_va(), an overhead of "if" condition branch > for !XIP and extra va_kernel_xip_pa_offset symbol. > >> -#else >> -#define kernel_mapping_va_to_pa(x) ((unsigned long)(x) - va_kernel_pa_offset) >> -#endif >> + >> #define __va_to_pa_nodebug(x) ({ \ >> unsigned long _x = x; \ >> (_x < kernel_virt_addr) ? \ >> @@ -141,7 +133,7 @@ extern unsigned long kernel_virt_addr; >> #else >> #define __pa_to_va_nodebug(x) ((void *)((unsigned long) (x) + va_pa_offset)) >> #define __va_to_pa_nodebug(x) ((unsigned long)(x) - va_pa_offset) >> -#endif >> +#endif /* CONFIG_64BIT */ >> >> #ifdef CONFIG_DEBUG_VIRTUAL >> extern phys_addr_t __virt_to_phys(unsigned long x); >> diff --git a/arch/riscv/include/asm/pgtable.h b/arch/riscv/include/asm/pgtable.h >> index bde8ce3bfe7c..d98e931a31e5 100644 >> --- a/arch/riscv/include/asm/pgtable.h >> +++ b/arch/riscv/include/asm/pgtable.h >> @@ -77,6 +77,8 @@ >> >> #ifdef CONFIG_XIP_KERNEL >> #define XIP_OFFSET SZ_8M >> +#else >> +#define XIP_OFFSET 0 >> #endif >> >> #ifndef __ASSEMBLY__ > > > > _______________________________________________ > linux-riscv mailing list > linux-riscv@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-riscv >