Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp318524pxj; Thu, 3 Jun 2021 07:29:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyumSyUSFr6wk1GofC23YkXAGz+y4+ZP1CXzIoodqUukvxBYDw/R0mxUyyLMKsIuLPa1jpK X-Received: by 2002:aa7:ca1a:: with SMTP id y26mr97677eds.314.1622730564539; Thu, 03 Jun 2021 07:29:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622730564; cv=none; d=google.com; s=arc-20160816; b=jJ9BN2WPXi4rgUpCAikM9074EjMksZNeN3W+gNbjLTZkuRKZ3jcT8RglaLnf08ulZt 1ZaOHGYaxw3Mx40zhd5uCQ1KnLumVTZYp+VuTTNS+Qn/cH5d2le36gPayPtkP+8865AG DpQQ9FAexXKBU11n8xgxnO+hBizLPEYRm+AWYV0fFeMCA5mH2pUQBYIgAv7v6GNgSMZB BQ9nsKBDHOwy7pWbSqNL8oZHOcMynQ7fwrdwwLCZnn91jZJxUXw6BTM+LjjtoA66p0dW nGgM/jaXvqbButcc9L4DhZCLja+EsZQSRwAl9IikVJGxohox0BtGeVB3VXoTGQGW9YHz zZDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :to:subject; bh=FVa85ZvGCWEI6VHJ40Xsij9iDnbT5HbhfvbbEFiyuEw=; b=VQ67bp8kJzIQ29yYqZHGkYrccvmKihm0w6v95l691lDl6ItkWB6/Rt8cdQFuKdcRxH ZuRTQys30YcKRe79y3kxgla5YV6FezCCygudJH1R+B9mLnf/tW1MELvaqMmZpJSaIGmd dHznlDYBjPiXVv8o1L2INhw8pYVYi040tN4mMefscVggy3yB31FrHrqsZY2+jx5WMmsi /7mLHM04MOqvyKpxt11ZOY+pgh3UsJiY2rYult/Jx8wL9tOVJq7I3TFGDioRQrq2b9LD /IJm4gD+4byzDF6QIkYAuTHyANCyM7lKa/ogZGH+spxK76iHaOgMVjqi9bjeGLOTrhIh jFzA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y16si2537387edq.499.2021.06.03.07.29.00; Thu, 03 Jun 2021 07:29:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231538AbhFCO2r (ORCPT + 99 others); Thu, 3 Jun 2021 10:28:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43216 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231448AbhFCO2r (ORCPT ); Thu, 3 Jun 2021 10:28:47 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AE29AC06174A for ; Thu, 3 Jun 2021 07:27:02 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=[IPv6:::1]) by metis.ext.pengutronix.de with esmtp (Exim 4.92) (envelope-from ) id 1looJJ-0007gc-51; Thu, 03 Jun 2021 16:27:01 +0200 Subject: Re: [PATCH] ARM: dts: stm32: set stm32mp157c-odyssey DCMI pins To: Grzegorz Szymaszek , Alexandre Torgue , Maxime Coquelin , Marcin Sloniewski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com References: From: Ahmad Fatoum Message-ID: Date: Thu, 3 Jun 2021 16:26:59 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.10.2 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: a.fatoum@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Grzegorz, On 03.06.21 16:23, Grzegorz Szymaszek wrote: > The Seeed Odyssey-STM32MP157C board has a 20-pin DVP camera output. > stm32mp15-pinctrl.dtsi contains one pin state definition for the DCMI > interface, dcmi-0, AKA phandle dcmi_pins_a. This definition is > incompatible with the pins used on the Odyssey board, where: > - there are 8 data pins instead of 12, > - DCMI_HSYNC is available at PA4 instead of PH8, > - DCMI_D0 is at PC6 instead of PH9, > - DCMI_D3 is at PE1 instead of PH12, > - DCMI_D4 is at PE11 instead of PH14, > - DCMI_D5 is at PD3 instead of PI4, > - DCMI_D6 is at PE13 instead of PB8, > - DCMI_D7 is at PB9 instead of PE6. > > Override the dcmi_pins_a definition (as well as dcmi_sleep_pins_a) in > the Odyssey device tree. Rather define a new pinctrl group (e.g. &dcmi_pins_b) and use that instead of overriding an existing one. Current convention is also to place all STM32MP1 pinctrl nodes into a central file, not in the individual board device trees. Cheers, Ahmad > > Signed-off-by: Grzegorz Szymaszek > --- > arch/arm/boot/dts/stm32mp157c-odyssey.dts | 32 +++++++++++++++++++++++ > 1 file changed, 32 insertions(+) > > diff --git a/arch/arm/boot/dts/stm32mp157c-odyssey.dts b/arch/arm/boot/dts/stm32mp157c-odyssey.dts > index be1dd5e9e744..2d6cf70ca623 100644 > --- a/arch/arm/boot/dts/stm32mp157c-odyssey.dts > +++ b/arch/arm/boot/dts/stm32mp157c-odyssey.dts > @@ -22,6 +22,38 @@ chosen { > }; > }; > > +&dcmi_pins_a { > + pins { > + pinmux = ,/* DCMI_HSYNC */ > + ,/* DCMI_VSYNC */ > + ,/* DCMI_PIXCLK */ > + ,/* DCMI_D0 */ > + ,/* DCMI_D1 */ > + ,/* DCMI_D2 */ > + ,/* DCMI_D3 */ > + ,/* DCMI_D4 */ > + ,/* DCMI_D5 */ > + ,/* DCMI_D6 */ > + ;/* DCMI_D7 */ > + }; > +}; > + > +&dcmi_sleep_pins_a { > + pins { > + pinmux = ,/* DCMI_HSYNC */ > + ,/* DCMI_VSYNC */ > + ,/* DCMI_PIXCLK */ > + ,/* DCMI_D0 */ > + ,/* DCMI_D1 */ > + ,/* DCMI_D2 */ > + ,/* DCMI_D3 */ > + ,/* DCMI_D4 */ > + ,/* DCMI_D5 */ > + ,/* DCMI_D6 */ > + ;/* DCMI_D7 */ > + }; > +}; > + > ðernet0 { > status = "okay"; > pinctrl-0 = <ðernet0_rgmii_pins_a>; > -- Pengutronix e.K. | | Steuerwalder Str. 21 | http://www.pengutronix.de/ | 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 | Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |