Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3228551pxj; Mon, 7 Jun 2021 05:45:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxTlDlYRv4X8NrXtZ1ZsAwEqD0/dKHWCDOp/eYmA1MRU1fxSW3doHe1sKObtnKmfjbCbh86 X-Received: by 2002:a05:6402:885:: with SMTP id e5mr20129919edy.248.1623069931586; Mon, 07 Jun 2021 05:45:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623069931; cv=none; d=google.com; s=arc-20160816; b=hgZkcCbvRVSCvecoz2GS4221JSXbXf5fd677Ut9I7WG2oS5sV8Dd8QhDMNaxAFSySY otg8AAJ+NE6yIXltBIx0oUq5KIcG4Tf5XJZFGh+tAbHvjHkqWo+Zr4yIvW/kZYmay6TU eAFbTB2VBS1xwNg+xKD4PI0+t6TsH+CbYq2umjjXq7UknIzgXn5z4dr40gbbq0ytXR5b 4kNvN7nDYqCu1iZH20c5acWZWgSZDUran3DxZdL4jynt4fnDisRyOwrjuKdaNc5XtmPy dTlQ7aJl5esEWwUvKtyzcI7nnQUnsTCeIF5OBrKgiy0PDEO91bw9c8ol9fBuHfw8Z1nW 5bqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=HF3Rz1kUpW5Lu+25gPTkfad+w8NbiQJixVNwUhBH4IY=; b=Dx2kyOTuRvKABYQ+/qMK52jVbs57KBRbAYvlOD5RRWuKB4EIX55s7rAnfFP5FJKvc6 kdM2XDabAyr45uUq2ryVD5Mat5h+YcMouIhqpO27pTrc3Ay7Zpk04ITWr9qhwEyGI3tm 6k/rKbh9rgWj0KPns+JRmyKCbwwpV0IOsskrOrglS6XC0s1wHPQW2jXAsjzzwXEqXTGf mR4FnZqFWTjXixnplJeygs3OLFnDuwyQux/xQ+aq2rEqDFUlBfumvO2d6biL2hhzkG0c /bWWUNv1OW4HggmlI57n80nvSihYPRUqr1KZ8G8/1VX6nZGC+Lb+02WxWXFo0ptHp/zD s+mg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u10si11935752ejh.112.2021.06.07.05.45.09; Mon, 07 Jun 2021 05:45:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230299AbhFGMp0 (ORCPT + 99 others); Mon, 7 Jun 2021 08:45:26 -0400 Received: from lucky1.263xmail.com ([211.157.147.132]:59466 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230212AbhFGMp0 (ORCPT ); Mon, 7 Jun 2021 08:45:26 -0400 Received: from localhost (unknown [192.168.167.16]) by lucky1.263xmail.com (Postfix) with ESMTP id CEC29F4B6F; Mon, 7 Jun 2021 20:43:11 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-ANTISPAM-LEVEL: 2 X-ABS-CHECKED: 0 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P32529T140357073352448S1623069785962833_; Mon, 07 Jun 2021 20:43:12 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: <4e7a2179c881c6cf6c548de5b000bb27> X-RL-SENDER: jon.lin@rock-chips.com X-SENDER: jon.lin@rock-chips.com X-LOGIN-NAME: jon.lin@rock-chips.com X-FST-TO: linux-spi@vger.kernel.org X-RCPT-COUNT: 17 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 From: Jon Lin To: linux-spi@vger.kernel.org Cc: jon.lin@rock-chips.com, broonie@kernel.org, robh+dt@kernel.org, heiko@sntech.de, jbx6244@gmail.com, hjc@rock-chips.com, yifeng.zhao@rock-chips.com, sugar.zhang@rock-chips.com, linux-rockchip@lists.infradead.org, linux-mtd@lists.infradead.org, p.yadav@ti.com, macroalpha82@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Chris Morgan Subject: [PATCH v5 3/8] arm64: dts: rockchip: Add SFC to PX30 Date: Mon, 7 Jun 2021 20:42:58 +0800 Message-Id: <20210607124303.22393-4-jon.lin@rock-chips.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210607124303.22393-1-jon.lin@rock-chips.com> References: <20210607124303.22393-1-jon.lin@rock-chips.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chris Morgan Add a devicetree entry for the Rockchip SFC for the PX30 SOC. Signed-off-by: Chris Morgan Signed-off-by: Jon Lin --- Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None arch/arm64/boot/dts/rockchip/px30.dtsi | 38 ++++++++++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi index 09baa8a167ce..cc7aced2dde9 100644 --- a/arch/arm64/boot/dts/rockchip/px30.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi @@ -966,6 +966,18 @@ status = "disabled"; }; + sfc: spi@ff3a0000 { + compatible = "rockchip,px30-sfc","rockchip,rk3036-sfc"; + reg = <0x0 0xff3a0000 0x0 0x4000>; + interrupts = ; + clocks = <&cru HCLK_SFC>, <&cru SCLK_SFC>; + clock-names = "ahb", "sfc"; + pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus4>; + pinctrl-names = "default"; + power-domains = <&power PX30_PD_MMC_NAND>; + status = "disabled"; + }; + nfc: nand-controller@ff3b0000 { compatible = "rockchip,px30-nfc"; reg = <0x0 0xff3b0000 0x0 0x4000>; @@ -1967,6 +1979,32 @@ }; }; + serial_flash { + sfc_bus4: sfc-bus4 { + rockchip,pins = + <1 RK_PA0 3 &pcfg_pull_none>, + <1 RK_PA1 3 &pcfg_pull_none>, + <1 RK_PA2 3 &pcfg_pull_none>, + <1 RK_PA3 3 &pcfg_pull_none>; + }; + + sfc_bus2: sfc-bus2 { + rockchip,pins = + <1 RK_PA0 3 &pcfg_pull_none>, + <1 RK_PA1 3 &pcfg_pull_none>; + }; + + sfc_cs0: sfc-cs0 { + rockchip,pins = + <1 RK_PA4 3 &pcfg_pull_none>; + }; + + sfc_clk: sfc-clk { + rockchip,pins = + <1 RK_PB1 3 &pcfg_pull_none>; + }; + }; + lcdc { lcdc_rgb_dclk_pin: lcdc-rgb-dclk-pin { rockchip,pins = -- 2.17.1