Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3733010pxj; Mon, 7 Jun 2021 19:29:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPqwcDWiGz0thHPhik0YXxeu/x4VCQr+xpGpnfK+2LIjGbE+mrCTNtpKmVFeKNoOzQ6y+A X-Received: by 2002:a17:906:fc4:: with SMTP id c4mr21840767ejk.111.1623119369809; Mon, 07 Jun 2021 19:29:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623119369; cv=none; d=google.com; s=arc-20160816; b=VdAAjNjKBvlrxB4QnjYTRS6WArteU4i9pxcyB9CvtNJsQioH4NHobbosz4/4FkwyKK tT3MhW8JhavHu91ZRYzIE6F2WzL/xwXeLoqU22Iy8nm3s6wg/Tbr6qWKmTdzA15rYEyc HT2eITn4pHtCyRF5pHuWrWqu0jQ9ZJkna0DkiNrq6myf9BwkgdJurooPq8bxZiUM+wdZ 1MyNGI0LOM3O+8pben+qeekH8tFRFZcoMjvCZ8Rga7lMwLff/euhHnZdujxZGhkUcpa/ qS8Uo9MIuDSvUIwhOKTPWPaMJqiBJxSjJWwZT5ZjBGHqE/L/YAhOjLRQoZuQXh62JYX3 ry3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=80aA8X+QpL4CeXJKshUkhFBz34yE88o7lLsNhi3E44A=; b=l9BAeHmn6JSsTx9FWcwAKfQkTTqTccPsau0PJxN6ZzR93L2eK9SOZtdtItnoZm/zIZ jP/ZlNXgGCiet0js/5wpfAwTOcHO0w2FOO88bYpShKSDgJ9Ijcq1ufaaCCGYUWycDP/w 6g6hU2BD5g5IwetyJb0UyC0LUXlsc01zmqrr+tbTs/NGyXKEYWLiazuQnJwxccyjFjx3 RGSru+Xo+/U8gxtd+suJ0rSICpV98epwPWi1GQFEvSm4FbVikdns5+dnfz9NjYNMLWos QnQJuf6jIpzYxRFccVIF2BLKBwPB1xapOqfM1B9Xnt0Jaw422zCZW8TUphjhOErIhKpK lGug== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y8si13226534eda.198.2021.06.07.19.29.06; Mon, 07 Jun 2021 19:29:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231337AbhFHC31 (ORCPT + 99 others); Mon, 7 Jun 2021 22:29:27 -0400 Received: from lucky1.263xmail.com ([211.157.147.132]:60136 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230520AbhFHC30 (ORCPT ); Mon, 7 Jun 2021 22:29:26 -0400 Received: from localhost (unknown [192.168.167.235]) by lucky1.263xmail.com (Postfix) with ESMTP id D4DF7F4B1B; Tue, 8 Jun 2021 10:26:57 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-ANTISPAM-LEVEL: 2 X-ABS-CHECKED: 0 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P31748T140095290545920S1623119206974105_; Tue, 08 Jun 2021 10:26:55 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: X-RL-SENDER: jon.lin@rock-chips.com X-SENDER: jon.lin@rock-chips.com X-LOGIN-NAME: jon.lin@rock-chips.com X-FST-TO: linux-spi@vger.kernel.org X-RCPT-COUNT: 17 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 From: Jon Lin To: linux-spi@vger.kernel.org Cc: jon.lin@rock-chips.com, broonie@kernel.org, robh+dt@kernel.org, heiko@sntech.de, jbx6244@gmail.com, hjc@rock-chips.com, yifeng.zhao@rock-chips.com, sugar.zhang@rock-chips.com, linux-rockchip@lists.infradead.org, linux-mtd@lists.infradead.org, p.yadav@ti.com, macroalpha82@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Chris Morgan Subject: [PATCH v6 3/8] arm64: dts: rockchip: Add SFC to PX30 Date: Tue, 8 Jun 2021 10:26:39 +0800 Message-Id: <20210608022644.21074-4-jon.lin@rock-chips.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210608022644.21074-1-jon.lin@rock-chips.com> References: <20210608022644.21074-1-jon.lin@rock-chips.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Chris Morgan Add a devicetree entry for the Rockchip SFC for the PX30 SOC. Signed-off-by: Chris Morgan Signed-off-by: Jon Lin --- Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None arch/arm64/boot/dts/rockchip/px30.dtsi | 38 ++++++++++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi index 09baa8a167ce..99a46259e428 100644 --- a/arch/arm64/boot/dts/rockchip/px30.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi @@ -966,6 +966,18 @@ status = "disabled"; }; + sfc: spi@ff3a0000 { + compatible = "rockchip,px30-sfc","rockchip,rk3036-sfc"; + reg = <0x0 0xff3a0000 0x0 0x4000>; + interrupts = ; + clocks = <&cru HCLK_SFC>, <&cru SCLK_SFC>; + clock-names = "hclk_sfc", "clk_sfc"; + pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus4>; + pinctrl-names = "default"; + power-domains = <&power PX30_PD_MMC_NAND>; + status = "disabled"; + }; + nfc: nand-controller@ff3b0000 { compatible = "rockchip,px30-nfc"; reg = <0x0 0xff3b0000 0x0 0x4000>; @@ -1967,6 +1979,32 @@ }; }; + serial_flash { + sfc_bus4: sfc-bus4 { + rockchip,pins = + <1 RK_PA0 3 &pcfg_pull_none>, + <1 RK_PA1 3 &pcfg_pull_none>, + <1 RK_PA2 3 &pcfg_pull_none>, + <1 RK_PA3 3 &pcfg_pull_none>; + }; + + sfc_bus2: sfc-bus2 { + rockchip,pins = + <1 RK_PA0 3 &pcfg_pull_none>, + <1 RK_PA1 3 &pcfg_pull_none>; + }; + + sfc_cs0: sfc-cs0 { + rockchip,pins = + <1 RK_PA4 3 &pcfg_pull_none>; + }; + + sfc_clk: sfc-clk { + rockchip,pins = + <1 RK_PB1 3 &pcfg_pull_none>; + }; + }; + lcdc { lcdc_rgb_dclk_pin: lcdc-rgb-dclk-pin { rockchip,pins = -- 2.17.1