Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3905089pxj; Tue, 8 Jun 2021 01:19:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzVj4/o0WWxUeXPjaMwsNi5r0M/6T62E281cvq6QK4kkZ/Eb7DM6hCbmfXA1djFTxvzg6xh X-Received: by 2002:a17:906:a1d9:: with SMTP id bx25mr21683971ejb.363.1623140391877; Tue, 08 Jun 2021 01:19:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623140391; cv=none; d=google.com; s=arc-20160816; b=LTWAi0MJyhbXWU8OwTZLi3gHXscO/BIuU+sZgvR7YitimeT4UD8ThVWaGaqs0Z0/Y4 oiczxOCpOY2s/c//3PgKL2D2uRV0Dw1Mb4rqnyM3/5vkaCEQJfvExpZdqOsemEB6SNzQ 5ikWSvXk2hBXeMtT0Yzm2N+v0aJ7dUpLMcgnqLgT2lXOvHbFz+LdJITz15F+oeo3b+Qy IuCaYgKMu+TYBBH8tF2ba/G02n9h2xPSV59MbQtL9wCCd11qcnlsdkie/N1nKt96iS8A qGeHiclSn8iugLO4ePV7gP1bq5jM+BZK8OD+3dW8e910gxKIxiT5xAz2i7V0b3VBMDjF LLbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:references:in-reply-to :subject:cc:to:from:date:content-transfer-encoding:mime-version :sender:dkim-signature; bh=AIe7j1nemSal6jC2enjasmYH8a67XUaj0NeBSMSPDdk=; b=cvZ2UmcnTPAsQVZhdYeR7G9Fc3oZRqaiQMNEUt3f6cB73PNAUZL0Tvaat+mk7dzlH3 d9hrVrEHjrbzdE0nGeNs4FOQmpljLJMKu4zm7kGpoE3pLG/8WQbCtDfa6/aU+DTDTGJ9 gF5/EZx5PKOaxGWK8I8rC9EzajraCXO6IatdCHbM6kkMhHn9nZdQ6ysHOUDDTyqWJ9ep JcL/MnyhFTQwsZq7X3QvcSpSeZrLkwjkdQyeaximiLlIeA0fSeP5ufAR2nLQcXSpTVTb Hi8mqlAlMcxVojlr3N+ufSwxl6ay4y16sOOaXpwXI0uL8e6rFrVrKtlCWqNgKAWZUsqI TTzw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=vbqVE2NI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h12si15457896ejx.506.2021.06.08.01.19.28; Tue, 08 Jun 2021 01:19:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=vbqVE2NI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231622AbhFHISv (ORCPT + 99 others); Tue, 8 Jun 2021 04:18:51 -0400 Received: from m43-7.mailgun.net ([69.72.43.7]:49489 "EHLO m43-7.mailgun.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231614AbhFHIS2 (ORCPT ); Tue, 8 Jun 2021 04:18:28 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1623140196; h=Message-ID: References: In-Reply-To: Subject: Cc: To: From: Date: Content-Transfer-Encoding: Content-Type: MIME-Version: Sender; bh=AIe7j1nemSal6jC2enjasmYH8a67XUaj0NeBSMSPDdk=; b=vbqVE2NITfP9rV0hh2tD4Qpk3E7NLjNzquhvP14OKou30Vrgi+DOe89jNVcDGUCyQiBpV6vG FA3B/lHn2mbsSjN+XRlG/h4nXJTpsTCtKfYlKxdcZck0I60HPf0aaxynqR1ztIARe1UZqA9r cFHG0NRT2Aji5yTq0QlVj7OJ8ik= X-Mailgun-Sending-Ip: 69.72.43.7 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n06.prod.us-east-1.postgun.com with SMTP id 60bf2764f726fa4188a5dc40 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Tue, 08 Jun 2021 08:16:36 GMT Sender: rojay=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id EAE70C00456; Tue, 8 Jun 2021 08:16:34 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: rojay) by smtp.codeaurora.org (Postfix) with ESMTPSA id 09E7BC43146; Tue, 8 Jun 2021 08:16:32 +0000 (UTC) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Tue, 08 Jun 2021 13:46:32 +0530 From: rojay@codeaurora.org To: Bjorn Andersson Cc: agross@kernel.org, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rajendra Nayak , saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com Subject: Re: [PATCH V3 2/3] arm64: dts: sc7280: Add QUPv3 wrapper_0 nodes In-Reply-To: References: <20210604135439.19119-1-rojay@codeaurora.org> <20210604135439.19119-3-rojay@codeaurora.org> Message-ID: X-Sender: rojay@codeaurora.org User-Agent: Roundcube Webmail/1.3.9 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2021-06-06 09:19, Bjorn Andersson wrote: > On Fri 04 Jun 08:54 CDT 2021, Roja Rani Yarubandi wrote: > >> Add QUPv3 wrapper_0 DT nodes for SC7280 SoC. >> >> Signed-off-by: Roja Rani Yarubandi >> --- >> Changes in V3: >> - Broken the huge V2 patch into 3 smaller patches. >> 1. QSPI DT nodes >> 2. QUP wrapper_0 DT nodes >> 3. QUP wrapper_1 DT nodes >> >> Changes in V2: >> - As per Doug's comments removed pinmux/pinconf subnodes. >> - As per Doug's comments split of SPI, UART nodes has been done. >> - Moved QSPI node before aps_smmu as per the order. >> >> arch/arm64/boot/dts/qcom/sc7280-idp.dts | 97 ++- >> arch/arm64/boot/dts/qcom/sc7280.dtsi | 750 >> +++++++++++++++++++++++- >> 2 files changed, 835 insertions(+), 12 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dts >> b/arch/arm64/boot/dts/qcom/sc7280-idp.dts >> index d0edffc15736..f57458dbe763 100644 >> --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dts >> +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dts >> @@ -292,6 +292,16 @@ &uart5 { >> status = "okay"; >> }; >> >> +&uart7 { >> + status = "okay"; >> + >> + /delete-property/interrupts; >> + interrupts-extended = <&intc GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>, >> + <&tlmm 31 IRQ_TYPE_EDGE_FALLING>; >> + pinctrl-names = "default", "sleep"; >> + pinctrl-1 = <&qup_uart7_sleep_cts>, <&qup_uart7_sleep_rts>, >> <&qup_uart7_sleep_tx>, <&qup_uart7_sleep_rx>; >> +}; >> + >> /* PINCTRL - additions to nodes defined in sc7280.dtsi */ >> >> &qspi_cs0 { >> @@ -307,16 +317,87 @@ &qspi_data01 { >> bias-pull-up; >> }; >> >> -&qup_uart5_default { >> - tx { >> - pins = "gpio46"; > > Commit message says "add stuff", but somehow uart5 is no longer > gpio46/47 and these gpios are no longer specified. > > Can you roll this in a way where the giant patch actually _only_ adds > a whole bunch of stuff? > >> - drive-strength = <2>; >> - bias-disable; >> +&qup_uart5_tx { >> + drive-strength = <2>; >> + bias-disable; >> +}; >> + > > Regards, > Bjorn Okay, so shall I split this 2/3rd patch into two with one patch modifying uart5 node and the other one with _only_ adds rest all nodes? Thanks, Roja