Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3974228pxj; Tue, 8 Jun 2021 03:30:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwWRsQ5MK/6BV576O9f2e5Dk07L3ggBIHJ+6uKbiO3T9SSn0/5Z/ea9nJFw1vKVr/TIudUt X-Received: by 2002:a17:906:c0c7:: with SMTP id bn7mr22314721ejb.393.1623148202486; Tue, 08 Jun 2021 03:30:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623148202; cv=none; d=google.com; s=arc-20160816; b=usOKWXn2ye44nGSfbGU6KzbFkdNoPpZP/7lSO2/JAUsAM5p3D8JIKnz0Fcdfh5BPAE P7eqn9QhsruaXbjKphxjTL1++4ZAb08Lybr+k3WTnIn0cddXfn2kK15Q5dpfONIpp4GF DSk5zccJSq/suEgxmCK/EPYm1u++fGvgc+XCGpTE7NhVLgEWpmaGyJWWM8AXfLPaoLW2 PVKi4p+NcKAtemG4KDQH4Wl67CZROCtLEOypyg5yGyECKCjnrngah4ktnrbSRiQb2SKC 4h5iy/t+gRo7wNFlG1htKxAiROqlpL+4m/N7NUPIE+ZFApKJ2EaUNsinkHerDD6Kep/n 5g8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=wziIus/FNckEe7noLSoxnBMYIJHvoZ+dy0q/fba/oSo=; b=m0zs1PTzQtNz6U4URCH0a+iFyMb1+hDe391q2yTA+btbdrTD+r+hiMC1UGi7HAY1p8 7zMmp2eJDrtcetobdW4H+Z0taeETr8xDXSmrUSGwROnMChWWdvcjNRS3eSbrHefwbo/f cCObuA8hlzjV8ruCtI6kVUd/ZX2BEtUIdorfFxPjZvmdHgjWiJ8tNEugxzFp7eMTTE55 akseI3X5o4+pIHcT6MP8kFAt0o0BoJXsIXj3frq29kAyscxgBjk7/ajYHKCJJhlBWHAU qjGfrYwqWRX9JFo/fKxQmG/cpv8HdRKB7jg767nFXGZ01k56+JlZoVNyTqTZUpPSs+P8 vhnQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a15si14942584ejc.78.2021.06.08.03.29.38; Tue, 08 Jun 2021 03:30:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231460AbhFHK2V (ORCPT + 99 others); Tue, 8 Jun 2021 06:28:21 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:22510 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231438AbhFHK2R (ORCPT ); Tue, 8 Jun 2021 06:28:17 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 158ACALd009900; Tue, 8 Jun 2021 18:12:10 +0800 (GMT-8) (envelope-from steven_lee@aspeedtech.com) Received: from slee-VirtualBox.localdomain (192.168.100.253) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 8 Jun 2021 18:25:59 +0800 From: Steven Lee To: Linus Walleij , Bartosz Golaszewski , Rob Herring , Joel Stanley , Andrew Jeffery , "open list:GPIO SUBSYSTEM" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , open list CC: , , , Subject: [PATCH v5 06/10] gpio: gpio-aspeed-sgpio: Add AST2400 and AST2500 platform data. Date: Tue, 8 Jun 2021 18:25:41 +0800 Message-ID: <20210608102547.4880-7-steven_lee@aspeedtech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210608102547.4880-1-steven_lee@aspeedtech.com> References: <20210608102547.4880-1-steven_lee@aspeedtech.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.100.253] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 158ACALd009900 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org We use platform data to store GPIO pin mask and the max number of available GPIO pins for AST2600. Refactor driver to also add the platform data for AST2400/AST2500 and remove unused MAX_NR_HW_SGPIO and ASPEED_SGPIO_PINS_MASK macros. Signed-off-by: Steven Lee --- drivers/gpio/gpio-aspeed-sgpio.c | 34 +++++++++++--------------------- 1 file changed, 12 insertions(+), 22 deletions(-) diff --git a/drivers/gpio/gpio-aspeed-sgpio.c b/drivers/gpio/gpio-aspeed-sgpio.c index ea20a0127748..7d0a4f6fd9d1 100644 --- a/drivers/gpio/gpio-aspeed-sgpio.c +++ b/drivers/gpio/gpio-aspeed-sgpio.c @@ -17,21 +17,8 @@ #include #include -/* - * MAX_NR_HW_GPIO represents the number of actual hardware-supported GPIOs (ie, - * slots within the clocked serial GPIO data). Since each HW GPIO is both an - * input and an output, we provide MAX_NR_HW_GPIO * 2 lines on our gpiochip - * device. - * - * We use SGPIO_OUTPUT_OFFSET to define the split between the inputs and - * outputs; the inputs start at line 0, the outputs start at OUTPUT_OFFSET. - */ -#define MAX_NR_HW_SGPIO 80 -#define SGPIO_OUTPUT_OFFSET MAX_NR_HW_SGPIO - #define ASPEED_SGPIO_CTRL 0x54 -#define ASPEED_SGPIO_PINS_MASK GENMASK(9, 6) #define ASPEED_SGPIO_CLK_DIV_MASK GENMASK(31, 16) #define ASPEED_SGPIO_ENABLE BIT(0) #define ASPEED_SGPIO_PINS_SHIFT 6 @@ -484,6 +471,11 @@ static int aspeed_sgpio_setup_irqs(struct aspeed_sgpio *gpio, return 0; } +static const struct aspeed_sgpio_pdata ast2400_sgpio_pdata = { + .max_ngpios = 80, + .pin_mask = GENMASK(9, 6), +}; + static const struct aspeed_sgpio_pdata ast2600_sgpiom_128_pdata = { .max_ngpios = 128, .pin_mask = GENMASK(10, 6), @@ -495,8 +487,8 @@ static const struct aspeed_sgpio_pdata ast2600_sgpiom_80_pdata = { }; static const struct of_device_id aspeed_sgpio_of_table[] = { - { .compatible = "aspeed,ast2400-sgpio" }, - { .compatible = "aspeed,ast2500-sgpio" }, + { .compatible = "aspeed,ast2400-sgpio", .data = &ast2400_sgpio_pdata, }, + { .compatible = "aspeed,ast2500-sgpio", .data = &ast2400_sgpio_pdata, }, { .compatible = "aspeed,ast2600-sgpiom-128", .data = &ast2600_sgpiom_128_pdata, }, { .compatible = "aspeed,ast2600-sgpiom-80", .data = &ast2600_sgpiom_80_pdata, }, {} @@ -521,13 +513,11 @@ static int __init aspeed_sgpio_probe(struct platform_device *pdev) return PTR_ERR(gpio->base); pdata = device_get_match_data(&pdev->dev); - if (pdata) { - gpio->max_ngpios = pdata->max_ngpios; - pin_mask = pdata->pin_mask; - } else { - gpio->max_ngpios = MAX_NR_HW_SGPIO; - pin_mask = ASPEED_SGPIO_PINS_MASK; - } + if (!pdata) + return -EINVAL; + + gpio->max_ngpios = pdata->max_ngpios; + pin_mask = pdata->pin_mask; rc = of_property_read_u32(pdev->dev.of_node, "ngpios", &nr_gpios); if (rc < 0) { -- 2.17.1