Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp4939376pxj; Wed, 9 Jun 2021 05:45:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzEOPv5UdxB0PMhv1PpkpH2MjJSNcvBF4d4G7ICnhw6VH9qL/We0eDjPPD8tLxUIvwYC0iS X-Received: by 2002:a50:ee8b:: with SMTP id f11mr30322470edr.329.1623242749599; Wed, 09 Jun 2021 05:45:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623242749; cv=none; d=google.com; s=arc-20160816; b=IU5mgIQQed/ComJvUxyz8uA++vXB+Stlnlj/UmBMMwRROy9a/p1TYMzGvIhox82+Ul YCtsuJbgRYBEelBZPGsxo3LeFP85EtfDPHgK4thXuLOCLZ4ddEv+rque/H9kb3Xjv8zl 7W7VqVYD9X3qqAz8lFVVzjNeS8CkKxRAyLcey8b2ZLp1+Z2lvtiHt9BajJlLV81PuqcF yDPIu7hKm+2SHNBCmj6IlEaf+7oCR3Vx7ZSnG50GcdUd3QQTT+ERlEfOVaItDhd/bdVu xKme5ZIJoDkZvvROpc/I70O26Zu/gVHY3bAAlwnJOVYG+0rREJbcukBf/F1VfOfNUr6T 4zUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=NQu+FxyzoySF7LM+FjXcaFw3g62VxWTS4kD63VTK0Ts=; b=i/8kKIgBsHfhWfJDkXvkucqn9FsfuTJTonjp+9x9o0ddxjfdIKJea+zn6TIWXKURVA glZ59WVpXYbeSyXPUOFZ9JuJGZPWdZ72MOTJHPBs/ErnKKeeC7N6n1ZccQUjrFXkWB99 yOuao0GyKHC6DY0RagvH5IHSPKUgJkL/zkUaNIwJHi4xfvaTFN6rqMgz+GMOBdIhR7xn UMeZ1Fxm3aqL/GFoUiAKoa4d9ynIGQTglRYdCCbDgNP2z6BveUVeQPcRwjC0TJQZMkO/ yKkmGdwffhoMD2pL0tY6+/soPAXiRTD2JS3SbfgUtWRHtFUar+iBebd37niT9sX1f9vw QXPA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h7si2102576ejo.519.2021.06.09.05.45.25; Wed, 09 Jun 2021 05:45:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230391AbhFIEOc (ORCPT + 99 others); Wed, 9 Jun 2021 00:14:32 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:22098 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229808AbhFIEO3 (ORCPT ); Wed, 9 Jun 2021 00:14:29 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 1593wd7F009056; Wed, 9 Jun 2021 11:58:39 +0800 (GMT-8) (envelope-from steven_lee@aspeedtech.com) Received: from aspeedtech.com (192.168.100.253) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 9 Jun 2021 12:12:31 +0800 Date: Wed, 9 Jun 2021 12:12:28 +0800 From: Steven Lee To: Andrew Jeffery CC: Linus Walleij , Bartosz Golaszewski , Rob Herring , Joel Stanley , "open list:GPIO SUBSYSTEM" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , open list , Hongwei Zhang , Ryan Chen , Billy Tsai Subject: Re: [PATCH v5 06/10] gpio: gpio-aspeed-sgpio: Add AST2400 and AST2500 platform data. Message-ID: <20210609041227.GB14839@aspeedtech.com> References: <20210608102547.4880-1-steven_lee@aspeedtech.com> <20210608102547.4880-7-steven_lee@aspeedtech.com> <6f87ccf4-9b8f-4c67-84a1-e83a2ee5103b@www.fastmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: <6f87ccf4-9b8f-4c67-84a1-e83a2ee5103b@www.fastmail.com> User-Agent: Mutt/1.9.4 (2018-02-28) X-Originating-IP: [192.168.100.253] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 1593wd7F009056 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The 06/09/2021 08:55, Andrew Jeffery wrote: > > > On Tue, 8 Jun 2021, at 19:55, Steven Lee wrote: > > We use platform data to store GPIO pin mask and the max number of > > available GPIO pins for AST2600. > > Refactor driver to also add the platform data for AST2400/AST2500 and > > remove unused MAX_NR_HW_SGPIO and ASPEED_SGPIO_PINS_MASK macros. > > > > Signed-off-by: Steven Lee > > --- > > drivers/gpio/gpio-aspeed-sgpio.c | 34 +++++++++++--------------------- > > 1 file changed, 12 insertions(+), 22 deletions(-) > > > > diff --git a/drivers/gpio/gpio-aspeed-sgpio.c b/drivers/gpio/gpio-aspeed-sgpio.c > > index ea20a0127748..7d0a4f6fd9d1 100644 > > --- a/drivers/gpio/gpio-aspeed-sgpio.c > > +++ b/drivers/gpio/gpio-aspeed-sgpio.c > > @@ -17,21 +17,8 @@ > > #include > > #include > > > > -/* > > - * MAX_NR_HW_GPIO represents the number of actual hardware-supported GPIOs (ie, > > - * slots within the clocked serial GPIO data). Since each HW GPIO is both an > > - * input and an output, we provide MAX_NR_HW_GPIO * 2 lines on our gpiochip > > - * device. > > - * > > - * We use SGPIO_OUTPUT_OFFSET to define the split between the inputs and > > - * outputs; the inputs start at line 0, the outputs start at OUTPUT_OFFSET. > > - */ > > -#define MAX_NR_HW_SGPIO 80 > > -#define SGPIO_OUTPUT_OFFSET MAX_NR_HW_SGPIO > > - > > #define ASPEED_SGPIO_CTRL 0x54 > > > > -#define ASPEED_SGPIO_PINS_MASK GENMASK(9, 6) > > #define ASPEED_SGPIO_CLK_DIV_MASK GENMASK(31, 16) > > #define ASPEED_SGPIO_ENABLE BIT(0) > > #define ASPEED_SGPIO_PINS_SHIFT 6 > > @@ -484,6 +471,11 @@ static int aspeed_sgpio_setup_irqs(struct > > aspeed_sgpio *gpio, > > return 0; > > } > > > > +static const struct aspeed_sgpio_pdata ast2400_sgpio_pdata = { > > + .max_ngpios = 80, > > + .pin_mask = GENMASK(9, 6), > > +}; > > + > > static const struct aspeed_sgpio_pdata ast2600_sgpiom_128_pdata = { > > .max_ngpios = 128, > > .pin_mask = GENMASK(10, 6), > > @@ -495,8 +487,8 @@ static const struct aspeed_sgpio_pdata > > ast2600_sgpiom_80_pdata = { > > }; > > > > static const struct of_device_id aspeed_sgpio_of_table[] = { > > - { .compatible = "aspeed,ast2400-sgpio" }, > > - { .compatible = "aspeed,ast2500-sgpio" }, > > + { .compatible = "aspeed,ast2400-sgpio", .data = &ast2400_sgpio_pdata, > > }, > > + { .compatible = "aspeed,ast2500-sgpio", .data = &ast2400_sgpio_pdata, > > }, > > { .compatible = "aspeed,ast2600-sgpiom-128", .data = > > &ast2600_sgpiom_128_pdata, }, > > { .compatible = "aspeed,ast2600-sgpiom-80", .data = > > &ast2600_sgpiom_80_pdata, }, > > {} > > @@ -521,13 +513,11 @@ static int __init aspeed_sgpio_probe(struct > > platform_device *pdev) > > return PTR_ERR(gpio->base); > > > > pdata = device_get_match_data(&pdev->dev); > > - if (pdata) { > > - gpio->max_ngpios = pdata->max_ngpios; > > - pin_mask = pdata->pin_mask; > > - } else { > > - gpio->max_ngpios = MAX_NR_HW_SGPIO; > > - pin_mask = ASPEED_SGPIO_PINS_MASK; > > - } > > + if (!pdata) > > + return -EINVAL; > > + > > + gpio->max_ngpios = pdata->max_ngpios; > > + pin_mask = pdata->pin_mask; > > Hmm, okay, maybe just re-order the patches so this commit comes before the previous one. That way we don't immediately rip out this condition that we just introduced in the previous patch. > > I think I suggested squashing it into the previous patch, but with the removal of the comments and macros I think it's worth leaving it separate, just reordered. > I was wondering if I can squash patch-05 and patch-06 into one patch as this patch(patch-06) requires macros, structures, and functions that modified in the previous patch(patch-05). Thanks, Steven > Andrew