Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp5139099pxj; Wed, 9 Jun 2021 10:01:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzYcJxzY0yevftO+/QJx4UuwzHabAY2ppL6brHnPqc7JUYAqmFv+fbv3+FR6xj6oXR8Zhwd X-Received: by 2002:a17:906:82c3:: with SMTP id a3mr804871ejy.230.1623258087882; Wed, 09 Jun 2021 10:01:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623258087; cv=none; d=google.com; s=arc-20160816; b=p6Du8bKB/42BNUdcAj7p5Wu43iRAuqrvpPlMJHIWRq33bb4/+3vaJxUxg2HQvMvhVp l5DeKsC0FMPBXTNknDEBHDrv/lhgJNHZCoLvfjBr0h4df4hqR7KMggKb7AsapuhKjzho TtsWb8kplqJlzpvJ+1y0qmqdp8GMhvq0YB/5hUL83uQeoku1buBj1/Sdt+w8aT+aceJX h+6Q5JcC4UW7m/aU5HhESP6eo5pOkfWVnr0WkA4Iq9j5IvzWDQlKesx6kxzkxDxdffly i5FUfJmu89663AGSb/BChV/NpktKTDy0htypTEAzhC6oZpchguVb64zbU0Zb4ktctWLt bg3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=+VJwg/+oPcdPmnwCFX5Tmz/yVlxPYk6m+Z2su9FLoVI=; b=q3gFjxAzrz9pVnhI4ZkO0JJLrTf+s/SS3TMzbg7O0BEIcrGpwx4Y82FUBw/s5behd1 EtVigAcir8qhzOyR1Ps8dccH4wEBkn+8ASlawvVNKupP7VXNUnaIRNw99sdTF/Pxa/JV dIoiEEogPRiSEAsOPPgolx/zV5/krpkAI94IL7PQSkqUor7vtNzT6ZXg5pj850h+oIh2 /o1aaL8mPe0kBVJF/5hSUvApTg8W07QBHuy0BUrZbk/s4Qw973EsArvPZUamli8sdiii NRUyON/4c1V943N3iGAqkkN4+YWRpNYp5JliBGG6ysukdPxKGBv33wmWNRIMLBzojvTS ea4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=UfyTkFI8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p23si229842edw.135.2021.06.09.10.01.03; Wed, 09 Jun 2021 10:01:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=UfyTkFI8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235186AbhFIAy0 (ORCPT + 99 others); Tue, 8 Jun 2021 20:54:26 -0400 Received: from mail.kernel.org ([198.145.29.99]:55160 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231787AbhFIAyZ (ORCPT ); Tue, 8 Jun 2021 20:54:25 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 4CD5E613AD; Wed, 9 Jun 2021 00:52:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1623199951; bh=+VJwg/+oPcdPmnwCFX5Tmz/yVlxPYk6m+Z2su9FLoVI=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=UfyTkFI84uD7e4F87PI1Ap/1eFomG7Q2AYgrjvy5T1Q+ee5CXgM0wfLM6qttB/df9 f1yZtAuoms1upb82cTs2w/X0n4au+nERK/zDkgdYrQQ1TAdTBFEX/FY2xc9bI+ZK2L CZqyFn8CBWTDaw2ht5610GoTngrTkleL4MWBOkzqrbjX/p6PDA7G/zeGulBrIz37Xp K0yQYRLOyAzUk/UdvDcBzNDhiW+CMlQAT82lbg8v5r0yoxDXVA4d3rrQuwGYsBW05P 8ktjgei5Ti+rca1cGmzJIbWz2cwgAUr9LqcCBB5iSEkwQ6fqyV78TPpW6Ug3BY+VW8 VJxKYtfecHFwA== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <20210606202253.31649-6-dariobin@libero.it> References: <20210606202253.31649-1-dariobin@libero.it> <20210606202253.31649-6-dariobin@libero.it> Subject: Re: [RESEND PATCH v7 5/5] clk: ti: add am33xx/am43xx spread spectrum clock support From: Stephen Boyd Cc: Rob Herring , Tony Lindgren , Michael Turquette , Dario Binacchi , linux-omap@vger.kernel.org, Lee Jones , =?utf-8?q?Beno=C3=AEt?= Cousson , Tero Kristo , linux-kernel@vger.kernel.org To: Dario Binacchi , linux-clk@vger.kernel.org Date: Tue, 08 Jun 2021 17:52:29 -0700 Message-ID: <162319994979.1835121.15194981692038400158@swboyd.mtv.corp.google.com> User-Agent: alot/0.9.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Dario Binacchi (2021-06-06 13:22:53) > The patch enables spread spectrum clocking (SSC) for MPU and LCD PLLs. > As reported by the TI spruh73x/spruhl7x RM, SSC is only supported for > the DISP/LCD and MPU PLLs on am33xx/am43xx. SSC is not supported for > DDR, PER, and CORE PLLs. >=20 > Calculating the required values and setting the registers accordingly > was taken from the set_mpu_spreadspectrum routine contained in the > arch/arm/mach-omap2/am33xx/clock_am33xx.c file of the u-boot project. >=20 > In locked condition, DPLL output clock =3D CLKINP *[M/N]. In case of > SSC enabled, the reference manual explains that there is a restriction > of range of M values. Since the omap2_dpll_round_rate routine attempts > to select the minimum possible N, the value of M obtained is not > guaranteed to be within the range required. With the new "ti,min-div" > parameter it is possible to increase N and consequently M to satisfy the > constraint imposed by SSC. >=20 > Signed-off-by: Dario Binacchi > Reviewed-by: Tero Kristo >=20 > --- Applied to clk-next