Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp223440pxj; Thu, 10 Jun 2021 20:15:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxu6mMNN2vwgopEWFBTbmWvYpfYqesTAimdoSVRiDI3B97pji+yb91Nkt/xRugaII+hom/8 X-Received: by 2002:a05:6402:270f:: with SMTP id y15mr1479145edd.88.1623381352826; Thu, 10 Jun 2021 20:15:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623381352; cv=none; d=google.com; s=arc-20160816; b=Ik4wYbQa0W/wywCVCjJDnUe+/8nZAYLg1A8GbEasrZ82zp3gh+mQ8LjTq9A/2QIy/b m0Bujy4j6++V/echMNKkZ6nDGwJR/fOMkVToBVKRdZGQP2pxEP+F3hhq89hEmYhZiCEZ XonaPE6KZ/y1j6CBTHEQRrbWMexcjf1Gxb9njmdYsB6nSY84O7wwtUvz574H+oNZ9Nfv /+f+07s1XSC1Nf6hOc/ocMD0nQDdAZPKj7A5GlO3Pi4NzLz8G3zyrM9oUHV/QAToahwL eVeO+7T5bITbN8wOL+JMMQC7RS7NbTqI4tjLLbs0CO9qzirjjvvRYidqMJ+k1qEZhp9G BSBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=KQu0eDuwQvpglxFBbKjew1x6RGhhszO56HCWSTbbarA=; b=VSjChu5zT1g0D5TZlSGnTO+aGK0nbMbWaduD5JOMext3rwowfTj+u9fPfvcIP6fmhg atU5ErxkVuv/3quS6Eh3UwAfzBCDJKN9bFvS2LTKAIUU+vo7V6SJN6VP97I9fkVpNwiM jaSfG9v4RXAt4ZaYtujlY68kn/PDoaytDRLFq3AEI/PrbSxJq0U5tyTgkGtGTWq07CDf KptPr4GbYFdJLDvXfq6KXd5rMPuJDc/GqOWhcYHtTOewm91qry6OP+5JHvdTTUNSGMz3 k9/UgkZ6SqSIbZny+dh2ZzisQTU5ii/5a9PBjaqhZyzzL38ys57eKuc9iS0UvSBaiMNG 1sHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="TX7g+W/s"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hc43si1747074ejc.323.2021.06.10.20.15.30; Thu, 10 Jun 2021 20:15:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="TX7g+W/s"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231326AbhFKDPm (ORCPT + 99 others); Thu, 10 Jun 2021 23:15:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45244 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230216AbhFKDPm (ORCPT ); Thu, 10 Jun 2021 23:15:42 -0400 Received: from mail-ot1-x32c.google.com (mail-ot1-x32c.google.com [IPv6:2607:f8b0:4864:20::32c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1A7B8C061574 for ; Thu, 10 Jun 2021 20:13:31 -0700 (PDT) Received: by mail-ot1-x32c.google.com with SMTP id 36-20020a9d0ba70000b02902e0a0a8fe36so1798061oth.8 for ; Thu, 10 Jun 2021 20:13:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=KQu0eDuwQvpglxFBbKjew1x6RGhhszO56HCWSTbbarA=; b=TX7g+W/s3byvmkCH7QlSOO557obd7nW2JBe6rGkstprgoJpSfCZ/kSiKJNx83GDOU+ xw1FIybt2mTCYrgfbBnXnPuMvGpx/6AH26eaDRdLGEGhxREwPMei3U1eTY48le7CbTuZ ypX7VuXGC6vMtqgn0Seq6ZTqMWOsOJe0NVNxsKFuirQl/KT3jpwq2btseiFZW8BN8eXH O6RxNAgDnLL3qOMoFpxC03Mg2lwN8TMizNBiTNerVklP/VYdpatDDAlxwyu0eprsQXt4 jkYVfYijx2pag0W5k7LD7UPmPAb+xg+jys+k8DszgOUYE+SOqvBfKYCCPNJHC1+Lan9e /77Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=KQu0eDuwQvpglxFBbKjew1x6RGhhszO56HCWSTbbarA=; b=c5B3tG+BBKrbgavMcCFawmFhlY7QL34xdtKRS2JlZYBiK0XgZoohlofcUd4cz33pGE ODyLIi3mUIigrZCHrC7sfeFTyGnetL1t9dYQRece5lKWbBdlMXwV2RuhEKG4R5kh5yIp aXWJx4B04At41bpQjeqPZGA+hHA5wsOaH/G3Z1d+07HwzgHXETyqGjeuhbNPFi1KHeol pwAxpb2xb4QT7TMZMU1zB6MIvfbS0Xi0eoEFO3ezCtR3sGKrW7584SVO9OKqjzjODNpN km5BkrK+nBNxVscV829fLfxfclisYvbn55Jq5DYu4DwQYC8jPgl1iHDlLKhSkWakzFWE scLA== X-Gm-Message-State: AOAM5332hp3oajKDxehA9oa0LvcV3PDBDMx6ZUy9PQg1QVwF8y61e2Uz gsrYpKwDiDmtkf9AH+x3mgDydw== X-Received: by 2002:a05:6830:19c2:: with SMTP id p2mr1151911otp.234.1623381210437; Thu, 10 Jun 2021 20:13:30 -0700 (PDT) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id z23sm601635ooz.15.2021.06.10.20.13.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 10 Jun 2021 20:13:29 -0700 (PDT) Date: Thu, 10 Jun 2021 22:13:28 -0500 From: Bjorn Andersson To: Bhupesh Sharma Cc: linux-arm-msm@vger.kernel.org, Linus Walleij , Liam Girdwood , Mark Brown , Vinod Koul , Rob Herring , Andy Gross , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, bhupesh.linux@gmail.com Subject: Re: [PATCH 7/8] arm64: dts: qcom: pmm8155au_2: Add base dts file Message-ID: References: <20210607113840.15435-1-bhupesh.sharma@linaro.org> <20210607113840.15435-8-bhupesh.sharma@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210607113840.15435-8-bhupesh.sharma@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 07 Jun 06:38 CDT 2021, Bhupesh Sharma wrote: > Add base DTS file for pmm8155au_2 along with GPIOs, power-on, rtc and vadc > nodes. > > Cc: Linus Walleij > Cc: Liam Girdwood > Cc: Mark Brown > Cc: Bjorn Andersson > Cc: Vinod Koul > Cc: Rob Herring > Cc: Andy Gross > Cc: devicetree@vger.kernel.org > Cc: linux-kernel@vger.kernel.org > Cc: linux-gpio@vger.kernel.org > Cc: bhupesh.linux@gmail.com > Signed-off-by: Bhupesh Sharma > --- > arch/arm64/boot/dts/qcom/pmm8155au_2.dtsi | 107 ++++++++++++++++++++++ > 1 file changed, 107 insertions(+) > create mode 100644 arch/arm64/boot/dts/qcom/pmm8155au_2.dtsi > > diff --git a/arch/arm64/boot/dts/qcom/pmm8155au_2.dtsi b/arch/arm64/boot/dts/qcom/pmm8155au_2.dtsi As with _1, I approve of this design. > new file mode 100644 > index 000000000000..11c0c203a4e2 > --- /dev/null > +++ b/arch/arm64/boot/dts/qcom/pmm8155au_2.dtsi > @@ -0,0 +1,107 @@ > +// SPDX-License-Identifier: BSD-3-Clause > +/* > + * Copyright (c) 2021, Linaro Limited > + */ > + > +#include > +#include > +#include > + > +/ { > + thermal-zones { > + pmm8155au-2-thermal { > + polling-delay-passive = <100>; > + polling-delay = <0>; > + > + thermal-sensors = <&pmm8155au_2_temp>; > + > + trips { > + trip0 { > + temperature = <95000>; > + hysteresis = <0>; > + type = "passive"; > + }; > + > + trip1 { > + temperature = <115000>; > + hysteresis = <0>; > + type = "hot"; > + }; > + > + trip2 { > + temperature = <145000>; > + hysteresis = <0>; > + type = "critical"; > + }; > + }; > + }; > + }; > +}; > + > +&spmi_bus { > + pmic@4 { > + compatible = "qcom,pmm8155au-2", "qcom,spmi-pmic"; "qcom,pmm8155au", "qcom,spmi-pmic" > + reg = <0x4 SPMI_USID>; > + #address-cells = <1>; > + #size-cells = <0>; > + > + power-on@800 { > + compatible = "qcom,pm8916-pon"; > + reg = <0x0800>; > + > + status = "disabled"; > + }; > + > + pmm8155au_2_temp: temp-alarm@2400 { > + compatible = "qcom,spmi-temp-alarm"; > + reg = <0x2400>; > + interrupts = <0x4 0x24 0x0 IRQ_TYPE_EDGE_BOTH>; > + io-channels = <&pmm8155au_2_adc ADC5_DIE_TEMP>; > + io-channel-names = "thermal"; > + #thermal-sensor-cells = <0>; > + }; > + > + pmm8155au_2_adc: adc@3100 { > + compatible = "qcom,spmi-adc5"; > + reg = <0x3100>; > + #address-cells = <1>; > + #size-cells = <0>; > + #io-channel-cells = <1>; > + interrupts = <0x4 0x31 0x0 IRQ_TYPE_EDGE_RISING>; > + > + ref-gnd@0 { > + reg = ; > + qcom,pre-scaling = <1 1>; > + label = "ref_gnd"; > + }; > + > + vref-1p25@1 { > + reg = ; > + qcom,pre-scaling = <1 1>; > + label = "vref_1p25"; > + }; > + > + die-temp@6 { > + reg = ; > + qcom,pre-scaling = <1 1>; > + label = "die_temp"; > + }; > + }; > + > + pmm8155au_2_gpios: gpio@c000 { > + compatible = "qcom,pmm8155au-2-gpio"; "qcom,pmm8155-gpio" > + reg = <0xc000>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupt-controller; > + #interrupt-cells = <2>; > + }; > + }; > + > + pmic@5 { > + compatible = "qcom,pmm8155au-2", "qcom,spmi-pmic"; "qcom,pmm8155au", "qcom,spmi-pmic" Regards, Bjorn > + reg = <0x5 SPMI_USID>; > + #address-cells = <1>; > + #size-cells = <0>; > + }; > +}; > -- > 2.31.1 >