Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp506755pxj; Fri, 11 Jun 2021 04:52:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzWu5D7rtom8JMCbWL+LWrmR3IdQqSg3Adj9HBxnJC9vuqXilaoLCHb07GU8DmjvIKWZBfB X-Received: by 2002:aa7:cac9:: with SMTP id l9mr3245995edt.373.1623412343711; Fri, 11 Jun 2021 04:52:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623412343; cv=none; d=google.com; s=arc-20160816; b=An594e5oj8+evogw7yag7MFosKtp2odV17cjwZr56kBvi4RLdJalXSKj/nBr8uvqIJ PUe9We/hSBb2nLxDZJv+7zK7duOmjG0xei7/WM9RMJoJSd3xRSl8tFNLSL45xFEbgphz XWidSPIbVuXBluJW+n14l4FUUjJWkPdova7rgcyD6/bto1XSDrLnTYEbVcN3bdZyG4qH FdTyTv01OuS3PAQ7EsdM3q0/aAygBaxPWAjeNu+KWqpZ7eKRIBuej+HCvR27ADk2Dwzn aMCBjPfnkjq4TExank2/8Bszohvt/Njm0rxmDsAylwsbMuTE/1423NEQ1o2kpTEEUG92 PFdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=E3DoF/dAqnvxLCJLQ1zbxEUTF0NWsyPd1HybuPoErUg=; b=pFPk1PdEN1+X64c/42tEaWtLvnUSOzCycEFUyKZuUuSG8fHaQ6JipV/71aMK0Xsfw6 Y5agBdJI2yvcFRpqUXO51AoYlLzufM12f7qfC6p4D9xoEpL8/NZljrOQ2QpjbV1xMaFI ypC3D0XcCRlw9AcZ0mbZb+fjJRkkYpBQS5PAHpCFIP7cU+U0WcpzRX5eD2/48ZRNOKVn YHeHhm6RVd5zdzV/1mRuunJUuLDQ0yDf6eBlxd3qhNbH8ZxVJ3axIXeKnqohPQgKmqs4 /9bf8TbUTXjNlrLvx7IE6QhUDb5DZAENFU/EBldY98YlfGA9MKQTTYqVKDHwvqhGc3Fs E1OQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dg2si4327397edb.424.2021.06.11.04.52.00; Fri, 11 Jun 2021 04:52:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231582AbhFKLul (ORCPT + 99 others); Fri, 11 Jun 2021 07:50:41 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:46608 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230370AbhFKLul (ORCPT ); Fri, 11 Jun 2021 07:50:41 -0400 X-UUID: ce49628165c745449bcd831566ea1845-20210611 X-UUID: ce49628165c745449bcd831566ea1845-20210611 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 993011251; Fri, 11 Jun 2021 19:48:38 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 11 Jun 2021 19:48:37 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 11 Jun 2021 19:48:36 +0800 From: Jianjun Wang To: Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Ryder Lee CC: Matthias Brugger , , , , , , Jianjun Wang , , , , , , , Krzysztof Wilczyski , Subject: [PATCH v2 1/2] dt-bindings: PCI: mediatek-gen3: Add property to disable dvfsrc voltage request Date: Fri, 11 Jun 2021 19:48:23 +0800 Message-ID: <20210611114824.14537-2-jianjun.wang@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210611114824.14537-1-jianjun.wang@mediatek.com> References: <20210611114824.14537-1-jianjun.wang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add property to disable dvfsrc voltage request, if this property is presented, we assume that the requested voltage is always higher enough to keep the PCIe controller active. Signed-off-by: Jianjun Wang Reviewed-by: Qizhong Cheng Tested-by: Qizhong Cheng --- .../devicetree/bindings/pci/mediatek-pcie-gen3.yaml | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml b/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml index e7b1f9892da4..3e26c032cea9 100644 --- a/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml +++ b/Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml @@ -96,6 +96,12 @@ properties: phys: maxItems: 1 + disable-dvfsrc-vlt-req: + description: Disable dvfsrc voltage request, if this property is presented, + we assume that the requested voltage is always higher enough to keep + the PCIe controller active. + type: boolean + '#interrupt-cells': const: 1 @@ -166,6 +172,8 @@ examples: <&infracfg_rst 3>; reset-names = "phy", "mac"; + disable-dvfsrc-vlt-req; + #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>; interrupt-map = <0 0 0 1 &pcie_intc 0>, -- 2.25.1