Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp534449pxj; Fri, 11 Jun 2021 05:31:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzpFFLw8KsS0Q3+LQZgbGXhOayAoYXTcrsD1m1HiYtXpIpQcCWvlB5XBB/y4kykZW2JNTqZ X-Received: by 2002:a17:906:8345:: with SMTP id b5mr3410286ejy.14.1623414692458; Fri, 11 Jun 2021 05:31:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623414692; cv=none; d=google.com; s=arc-20160816; b=G8sfKnAvsNO1pODl2u10ntPoeBLqZNYdqpcamwlj5oNorVhGVMGWTQH+XVtMLrIkHK nqDE2kh66yrLU0W/H4ypKEHTRMo9yjPD+aUkQomkKW65UctOAxfvL0ErhMw0T/5P63eX WNqECY2VfsYoII4CyVaU2UYj5XSoQI+57XP9FvsLslArP1wm7mH9di8lLXq5cOMeSOBK fDE5JlRApfOIgXnl+d3v5MebjXb8Wg/otDDC7Xyhmwsf0zXmr82h3KUn3JHLGcd1jCHp zd72Yr1YQeZ9++8z8L1g1HQCDHBSmoy2Di8OG+tAevK/hOYJ8ff75XrZHghvKDGZYKwX M5Lg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from:ironport-sdr :ironport-sdr; bh=p6djGIOVLOqBbPAF+elj2xWfmlmUiTYKUfcNAO1E2P4=; b=aTxLb0gabLDLx+YUeX4QVJACDV0Z9yrJhkzZWXfNS5LpRGAHSp5oUXAl/YunF1T0bb Saz3c0xuSfMx5l6iPHC5fOaAcLjAe+uSqIn/vINl/KfNpDqPezjPJh25JxiV3dq7jwGV imZA4gLDJA4mYEgLneVYdBlcVK6eKpBTL7jWFaQ7SjFCAhmwebv7M95pDs22ldJNDysO DMc34Q5yRdr0AiH2knXXLtnyJt6RSGYYqc3jDQWcLw+b3ZQKbbPvl73OZjxCecgZsJ1m +J9+dHYhxAMo7ykckFRUn2Yl8BDngsVFRItQyX+vRtOtxy9K+FiTOxiPoMwgheT7C5EK WO3w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i22si4912938ejr.660.2021.06.11.05.31.09; Fri, 11 Jun 2021 05:31:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231362AbhFKMaW (ORCPT + 99 others); Fri, 11 Jun 2021 08:30:22 -0400 Received: from mga07.intel.com ([134.134.136.100]:62778 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231180AbhFKMaT (ORCPT ); Fri, 11 Jun 2021 08:30:19 -0400 IronPort-SDR: mKGIVo5NgZNyGuPQ11v85ozEJ6OVK4epF3y6POpnKm2P4ptpf2JEju/UbGQG365wNzZ20pBp36 MUWgJ/26j3sg== X-IronPort-AV: E=McAfee;i="6200,9189,10011"; a="269363132" X-IronPort-AV: E=Sophos;i="5.83,265,1616482800"; d="scan'208";a="269363132" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Jun 2021 05:28:20 -0700 IronPort-SDR: DRSNXBODlKPn1nfs1wGZzPk1nfZOpFEkNbRCz5X+53PunBd2CugsYRxHHFSorKJ+PyplCv0kEj Z6UIUlVZPIOQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.83,265,1616482800"; d="scan'208";a="414434734" Received: from otc-lr-04.jf.intel.com ([10.54.39.41]) by fmsmga007.fm.intel.com with ESMTP; 11 Jun 2021 05:28:19 -0700 From: kan.liang@linux.intel.com To: peterz@infradead.org, mingo@redhat.com, linux-kernel@vger.kernel.org Cc: acme@kernel.org, jolsa@redhat.com, namhyung@kernel.org, ak@linux.intel.com, Kan Liang Subject: [PATCH 1/1] perf/x86/intel: Fix fixed counter check warning for some ADL Date: Fri, 11 Jun 2021 05:14:22 -0700 Message-Id: <1623413662-18373-1-git-send-email-kan.liang@linux.intel.com> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kan Liang For some ADL machine, the below fixed counter check warning may be triggered. [ 2.010766] hw perf events fixed 5 > max(4), clipping! Current perf unconditionally increases the number of the GP counters and the fixed counters for a big core PMU on an ADL system, because the number enumerated in the CPUID only reflects the common counters. The big core may has more counters. However, ADL may have an alternative configuration. With that configuration, the X86_FEATURE_HYBRID_CPU is not set. The number of the GP counters and fixed counters enumerated in the CPUID is accurate. Perf mistakenly increases the number of counters. The warning is triggered. Directly use the enumerated value on the system with the alternative configuration. Fixes: f83d2f91d259 ("perf/x86/intel: Add Alder Lake Hybrid support") Reported-by: Jin Yao Signed-off-by: Kan Liang --- arch/x86/events/intel/core.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c index e00b0f3..63e2bb1 100644 --- a/arch/x86/events/intel/core.c +++ b/arch/x86/events/intel/core.c @@ -6374,8 +6374,13 @@ __init int intel_pmu_init(void) pmu = &x86_pmu.hybrid_pmu[X86_HYBRID_PMU_CORE_IDX]; pmu->name = "cpu_core"; pmu->cpu_type = hybrid_big; - pmu->num_counters = x86_pmu.num_counters + 2; - pmu->num_counters_fixed = x86_pmu.num_counters_fixed + 1; + if (cpu_feature_enabled(X86_FEATURE_HYBRID_CPU)) { + pmu->num_counters = x86_pmu.num_counters + 2; + pmu->num_counters_fixed = x86_pmu.num_counters_fixed + 1; + } else { + pmu->num_counters = x86_pmu.num_counters; + pmu->num_counters_fixed = x86_pmu.num_counters_fixed; + } pmu->max_pebs_events = min_t(unsigned, MAX_PEBS_EVENTS, pmu->num_counters); pmu->unconstrained = (struct event_constraint) __EVENT_CONSTRAINT(0, (1ULL << pmu->num_counters) - 1, -- 2.7.4