Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp534452pxj; Fri, 11 Jun 2021 05:31:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz2Ku8zydssN7ZptoFn9PL7Cbw9X/dJC4lka7PUeHO7WGDJLRknnwWZsQLkvmj0Sc55HFz6 X-Received: by 2002:a17:906:3a05:: with SMTP id z5mr3353355eje.505.1623414692505; Fri, 11 Jun 2021 05:31:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623414692; cv=none; d=google.com; s=arc-20160816; b=pC6BCt6H9fOQ53BVvwkxgC3MCWQw6SjygT/v7H0mGFipIrLSYOPWEXguUKfPBBWH7c WxfWtKBSaCo5YpUoOSCyIs0F/E0uj3NIN1RNpH6D8QN1udBwmEQnMSOhILkP8j21/xAE 5I9/vhfIz1lhnEz85VxH0Ycd+fU9IGdmll3dSuvoVkfqFZI28huwF4EAdG1OuzoWww3s 8xuFJq/ARiBFKlIIjZDStXILc5MWy1SK99FdqU607bu+zw/mV7Ezr/RtRcOVAuCt0/UZ /ZqVNs1hfO4oR/oPijOHiCo6og+S60AC1VVLLE4xi31nVAr91WxepCPwllImLi7qANJN kP5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=gOBoS1pczrBpeDj0BhdqaSHZ/T3HFNu7a05O2HWAupA=; b=EKeme3jRtGjKy8458ak1fYkp1bzydNYmz4Q2dOeI7Hww2Pmm/LiLYt2Cf7XlDCqu6v 533dw8NBnQEHt0gT2EaIuZ2bxLuZDHozi6dYklzwOskhOItoh5M9pNJqC9s/kwdHaN1B ajnHQOJifLMLcR1QJgm4acnQkAM1+Qph5c71f528vc3I3BwqBDxf86y24gPZtnq3Q878 0JNUV0xdoSn5f3rSUpXpsmimobscbGhN7dBB5RVHuSoqsHPXpqRJnRpk8qQobZvAIz6/ TYMgzIdNCsvomnZembBoJ+zrdm+mVBMWsTjqvL3pClvSYdW8FR5esSuVPjZKhp6tqQtq 559w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=huawei.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d4si4967806ejo.252.2021.06.11.05.31.08; Fri, 11 Jun 2021 05:31:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=huawei.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231634AbhFKM2c (ORCPT + 99 others); Fri, 11 Jun 2021 08:28:32 -0400 Received: from frasgout.his.huawei.com ([185.176.79.56]:3216 "EHLO frasgout.his.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231614AbhFKM2a (ORCPT ); Fri, 11 Jun 2021 08:28:30 -0400 Received: from fraeml745-chm.china.huawei.com (unknown [172.18.147.226]) by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4G1frf0fnWz6J9Z5; Fri, 11 Jun 2021 20:13:38 +0800 (CST) Received: from lhreml724-chm.china.huawei.com (10.201.108.75) by fraeml745-chm.china.huawei.com (10.206.15.226) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Fri, 11 Jun 2021 14:26:31 +0200 Received: from localhost.localdomain (10.69.192.58) by lhreml724-chm.china.huawei.com (10.201.108.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Fri, 11 Jun 2021 13:26:27 +0100 From: John Garry To: , , , , CC: , , , , , John Garry Subject: [PATCH v12 4/5] iommu/amd: Add support for IOMMU default DMA mode build options Date: Fri, 11 Jun 2021 20:20:42 +0800 Message-ID: <1623414043-40745-5-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 2.8.1 In-Reply-To: <1623414043-40745-1-git-send-email-john.garry@huawei.com> References: <1623414043-40745-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.69.192.58] X-ClientProxiedBy: dggems704-chm.china.huawei.com (10.3.19.181) To lhreml724-chm.china.huawei.com (10.201.108.75) X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhen Lei Make IOMMU_DEFAULT_LAZY default for when AMD_IOMMU config is set, which matches current behaviour. For "fullflush" param, just call iommu_set_dma_strict(true) directly. Since this is called from __setup(), it should occur prior to iommu_subsys_init(). As such, since we get a strict vs lazy mode print there, drop the prints in amd_iommu_init_dma_ops(). Also drop global flag amd_iommu_unmap_flush, as it has no purpose any longer. Note that we should not conflict with iommu.strict param when we set strict mode, as that param is not for x86. [jpg: Rebase for relocated file an drop amd_iommu_unmap_flush] Signed-off-by: Zhen Lei Signed-off-by: John Garry --- drivers/iommu/Kconfig | 2 +- drivers/iommu/amd/amd_iommu_types.h | 6 ------ drivers/iommu/amd/init.c | 3 +-- drivers/iommu/amd/iommu.c | 6 ------ 4 files changed, 2 insertions(+), 15 deletions(-) diff --git a/drivers/iommu/Kconfig b/drivers/iommu/Kconfig index 4467353f981b..8c1e0f2bba0d 100644 --- a/drivers/iommu/Kconfig +++ b/drivers/iommu/Kconfig @@ -94,7 +94,7 @@ choice prompt "IOMMU default DMA mode" depends on IOMMU_DMA - default IOMMU_DEFAULT_LAZY if INTEL_IOMMU + default IOMMU_DEFAULT_LAZY if (AMD_IOMMU || INTEL_IOMMU) default IOMMU_DEFAULT_STRICT help This option allows an IOMMU DMA mode to be chosen at build time, to diff --git a/drivers/iommu/amd/amd_iommu_types.h b/drivers/iommu/amd/amd_iommu_types.h index 94c1a7a9876d..8dbe61e2b3c1 100644 --- a/drivers/iommu/amd/amd_iommu_types.h +++ b/drivers/iommu/amd/amd_iommu_types.h @@ -779,12 +779,6 @@ extern u16 amd_iommu_last_bdf; /* allocation bitmap for domain ids */ extern unsigned long *amd_iommu_pd_alloc_bitmap; -/* - * If true, the addresses will be flushed on unmap time, not when - * they are reused - */ -extern bool amd_iommu_unmap_flush; - /* Smallest max PASID supported by any IOMMU in the system */ extern u32 amd_iommu_max_pasid; diff --git a/drivers/iommu/amd/init.c b/drivers/iommu/amd/init.c index 46280e6e1535..0e6ae6d68f14 100644 --- a/drivers/iommu/amd/init.c +++ b/drivers/iommu/amd/init.c @@ -161,7 +161,6 @@ u16 amd_iommu_last_bdf; /* largest PCI device id we have to handle */ LIST_HEAD(amd_iommu_unity_map); /* a list of required unity mappings we find in ACPI */ -bool amd_iommu_unmap_flush; /* if true, flush on every unmap */ LIST_HEAD(amd_iommu_list); /* list of all AMD IOMMUs in the system */ @@ -3099,7 +3098,7 @@ static int __init parse_amd_iommu_options(char *str) { for (; *str; ++str) { if (strncmp(str, "fullflush", 9) == 0) - amd_iommu_unmap_flush = true; + iommu_set_dma_strict(true); if (strncmp(str, "force_enable", 12) == 0) amd_iommu_force_enable = true; if (strncmp(str, "off", 3) == 0) diff --git a/drivers/iommu/amd/iommu.c b/drivers/iommu/amd/iommu.c index b1fbf2c83df5..32b541ee2e11 100644 --- a/drivers/iommu/amd/iommu.c +++ b/drivers/iommu/amd/iommu.c @@ -1775,12 +1775,6 @@ void amd_iommu_domain_update(struct protection_domain *domain) static void __init amd_iommu_init_dma_ops(void) { swiotlb = (iommu_default_passthrough() || sme_me_mask) ? 1 : 0; - - if (amd_iommu_unmap_flush) - pr_info("IO/TLB flush on unmap enabled\n"); - else - pr_info("Lazy IO/TLB flushing enabled\n"); - iommu_set_dma_strict(amd_iommu_unmap_flush); } int __init amd_iommu_init_api(void) -- 2.26.2