Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp2270995pxj; Sun, 13 Jun 2021 14:46:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwUpm6Y99w+oPg6N+83++HXW53EaRqzzMX3EGw8TRkCpzYfUth+ArZIHWxJq9HVp7GYmFfE X-Received: by 2002:a05:6402:26c7:: with SMTP id x7mr13941274edd.383.1623620798520; Sun, 13 Jun 2021 14:46:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623620798; cv=none; d=google.com; s=arc-20160816; b=eiTwsB5/SP389u3PBg6eQbK8n6qwunClvqMzMvD3k3JZJPuVYwS60FWCyYdQ6hCKfp S7W2P/zHRUYSiDeDDEcBRPGDqqn0eVU7vbCHqqpj8XdE/nuYCzKQevslcqfnqdkEWhDQ 5cu5jLg056loH0sYUIbt3vv/jq9GFSkf+1pd1jLk9Y8oaU0D5uFJFBV2JU08wYlsTPk2 Ay9KtZ8t+QSu3INW5r4oH27k8te/ncN4DBx4rnKSb6KaQ9hNnP3FKESKyxVt8j6txRxk l/B0Gmj5a6q9851EzL+j7YcZupwMSr3aIT2v6sFCMhM/e6H2SGrpWUjrxV/mOteiptmb fmIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=F4FYr9FDMOpvwo3Zr3hfKXs3t7amppDGZQ7mivsffqA=; b=hSmfP8lXG8YXtEYjTKTF+aw9JmHdIVzGqnpmkKES4qNJ7J6QijDLWXSRcVDRzp04bl QABg7uM5I+GIwey/FPrCS6skAlbdCsHBOVD4ZGdv2RFbTgfEEBYsJ7DSKQjlYJ4AeM8/ wdNlgQ7ZHXsXS8Rb6WZich5YGLqlJCxIPR/zCIkIry4fR2hU48HB9h4Ll1QsGwW8Usp6 hnsUa5hx4CBQ8jyyluwpQbuNEsUu1rbiRcoZHuqEOov8GVcOo7MTZlYipkvc7HIwpmm8 AbwFlTKCmCFyVIF4pNXZBQauP0kz13VsDte7BCJ53L1eAMXJe7/4I31pL5hg/Utpit11 cPLQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nigauri-org.20150623.gappssmtp.com header.s=20150623 header.b="TH0/0eKS"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ar25si6984858ejc.75.2021.06.13.14.46.13; Sun, 13 Jun 2021 14:46:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nigauri-org.20150623.gappssmtp.com header.s=20150623 header.b="TH0/0eKS"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232124AbhFMVq3 (ORCPT + 99 others); Sun, 13 Jun 2021 17:46:29 -0400 Received: from mail-pf1-f173.google.com ([209.85.210.173]:38447 "EHLO mail-pf1-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232020AbhFMVq2 (ORCPT ); Sun, 13 Jun 2021 17:46:28 -0400 Received: by mail-pf1-f173.google.com with SMTP id z26so9101863pfj.5 for ; Sun, 13 Jun 2021 14:44:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nigauri-org.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=F4FYr9FDMOpvwo3Zr3hfKXs3t7amppDGZQ7mivsffqA=; b=TH0/0eKS4H6Ui936WKWhp7XjjY1XT2YWMJ80xz8p3SQWgtVyHwKkcOZRlAAiAvP4NV nAz5sNz03gsSLLX7yFtqyXqZtQ/XGEu9167mSpjbj82O40LQWepesux0yk4up+cOsAa+ mLen7TPkfzbPmy83wwYg29MRCah5Y8k0lbPBlEAp+9dnmcE9/1YM0IxLYbXHuRpZMP5Q WuVvNQDGt/5fNlYHTI236iDTFW2jD+jXFpJoe3pV4GnQPPshffPaxHzJT3YY2+lMr9tI F5rLAVw0e40gX+C3CZ4ZAUbWwdmiimrXLI6ZoAERiCcC2y9dMWyCZBAQBY3JkIXV8RnZ xlKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=F4FYr9FDMOpvwo3Zr3hfKXs3t7amppDGZQ7mivsffqA=; b=LNt07lvusRwBsr8b7OYLhGPwcYXa2VEtsah+CEDjMe+SCap041s3xD0a98O9qAGjVI GjoKVg+vYsNh7TwM8N+cwWYdG2mxCVLmuDVt/5XtAZRYgCLdhxC5LtN7+VmZL5n3+aKS v7G5bpX+ovpe/9vGtO0s9CcXSX7nuWktEfmbhdjR5d13ONhWhyOYgDJN7J6OMQYwvaCK GtrIPNjtScEaT3deVRpEIuAeiE6cBIJGurXaBx7lmTI1L8rnw70C2S8QWdkI9pk7igtQ kRY27neiAAiAGQzyeVLlQNJKu0hroASQnQ7lcGdEmoXQoSMdzPwSvV2qj4C5HeVqHQqB gvow== X-Gm-Message-State: AOAM530bHT3OcZj6eQk1l4mV+8wbVhAwE291/Z7xHxIdfTsHfwn+Zxuz 8+7EYSgFIZoQhfr5TTYgWe/J X-Received: by 2002:a63:d455:: with SMTP id i21mr14200610pgj.263.1623620606663; Sun, 13 Jun 2021 14:43:26 -0700 (PDT) Received: from localhost ([2405:6581:5360:1800:7285:c2ff:fec2:8f97]) by smtp.gmail.com with ESMTPSA id u1sm10730938pfu.160.2021.06.13.14.43.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Jun 2021 14:43:26 -0700 (PDT) From: Nobuhiro Iwamatsu To: robh+dt@kernel.org, broonie@kernel.org, michal.simek@xilinx.com Cc: linux-serial@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org, Nobuhiro Iwamatsu Subject: [PATCH] dt-bindings: spi: convert Xilinx Zynq UltraScale+ MPSoC GQSPI bindings to YAML Date: Mon, 14 Jun 2021 06:43:17 +0900 Message-Id: <20210613214317.296667-1-iwamatsu@nigauri.org> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert spi for Xilinx Zynq UltraScale+ MPSoC GQSPI bindings documentation to YAML. Signed-off-by: Nobuhiro Iwamatsu --- .../bindings/spi/spi-zynqmp-qspi.txt | 25 --------- .../bindings/spi/spi-zynqmp-qspi.yaml | 51 +++++++++++++++++++ 2 files changed, 51 insertions(+), 25 deletions(-) delete mode 100644 Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.txt create mode 100644 Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.yaml diff --git a/Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.txt b/Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.txt deleted file mode 100644 index 0f6d37ff541c4b..00000000000000 --- a/Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.txt +++ /dev/null @@ -1,25 +0,0 @@ -Xilinx Zynq UltraScale+ MPSoC GQSPI controller Device Tree Bindings -------------------------------------------------------------------- - -Required properties: -- compatible : Should be "xlnx,zynqmp-qspi-1.0". -- reg : Physical base address and size of GQSPI registers map. -- interrupts : Property with a value describing the interrupt - number. -- clock-names : List of input clock names - "ref_clk", "pclk" - (See clock bindings for details). -- clocks : Clock phandles (see clock bindings for details). - -Optional properties: -- num-cs : Number of chip selects used. - -Example: - qspi: spi@ff0f0000 { - compatible = "xlnx,zynqmp-qspi-1.0"; - clock-names = "ref_clk", "pclk"; - clocks = <&misc_clk &misc_clk>; - interrupts = <0 15 4>; - interrupt-parent = <&gic>; - num-cs = <1>; - reg = <0x0 0xff0f0000 0x1000>,<0x0 0xc0000000 0x8000000>; - }; diff --git a/Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.yaml b/Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.yaml new file mode 100644 index 00000000000000..ea72c8001256fa --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-zynqmp-qspi.yaml @@ -0,0 +1,51 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/spi-zynqmp-qspi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx Zynq UltraScale+ MPSoC GQSPI controller Device Tree Bindings + +maintainers: + - Michal Simek + +allOf: + - $ref: "spi-controller.yaml#" + +properties: + compatible: + const: xlnx,zynqmp-qspi-1.0 + + reg: + maxItems: 2 + + interrupts: + maxItems: 1 + + clock-names: + items: + - const: ref_clk + - const: pclk + + clocks: + maxItems: 2 + +unevaluatedProperties: false + +examples: + - | + #include + soc { + #address-cells = <2>; + #size-cells = <2>; + + qspi: spi@ff0f0000 { + compatible = "xlnx,zynqmp-qspi-1.0"; + clocks = <&zynqmp_clk QSPI_REF>, <&zynqmp_clk LPD_LSBUS>; + clock-names = "ref_clk", "pclk"; + interrupts = <0 15 4>; + interrupt-parent = <&gic>; + reg = <0x0 0xff0f0000 0x0 0x1000>, + <0x0 0xc0000000 0x0 0x8000000>; + }; + }; -- 2.32.0