Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp3448124pxj; Tue, 15 Jun 2021 00:48:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxAfePUku+G2kDR3XttKZY/NEfMEOpE5X/iNaU5oQzBJwJyn1uWHejxbOm/skatCjLXeplp X-Received: by 2002:a02:9109:: with SMTP id a9mr20849814jag.93.1623743319825; Tue, 15 Jun 2021 00:48:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623743319; cv=none; d=google.com; s=arc-20160816; b=YDa0JcNNVgpYEVZ25EAK+efhj2JuZxbqR815gVf8oebHW6nGKAD6YP6lmOMnxVY+lR WfHYlOxLSIGMHoOrToTNnYxzFXVpBF3cpm8tfj1KhWP/kU11bEdt7V+1MJIGbHUz/7rw jlJLVdlVtnmbOyF9Mju1MHcUbfm9+khkBl65rC/EEKttkSvjKit2zZNDbXYRnkrPwzL3 1u9H/YeqEoc9z2bC6oyz5epYncgfdOAK6azCLhjjgKLmSUCO21aVuMZyaAgtKpn0FUfc gWQWAkSQNBLOhsmb/00viIMCbpwFbNCb+IB1846NJbftaYtTE1Jc4TXSO9/IJ/X1wgv6 6OiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:date:cc:to:from:subject :message-id; bh=wkgWSFulQNZuKOzWOIQNwAi4EQKaRdsub9sYYY2A0HQ=; b=HXaHqW8gXW/+JUSek/eUILRb7eeFdtr8LLT8/v2ux+Hf6ipB1Y1+ZgRAPPwUWBKJNt rmK/x2YVfE0Niz7GZnCfC5gf0QQhtZvJUkcnQr7UWu7TZyG3gNsvxOdIAPu4xFBbMWb3 tMaVPBZMGW/7y7Lv6kRtldkde7WDSlT4OQWqavGbBPwjBVqGc7DVaiTdkTJbjI6ph1sX lf9K3y3/qak8JiCYchhg44SeZTJbs3leebU+Blwq9/J05HhXLGfbVBeTdWsQzc4qnTWb tmdYitwN4lv9iLhXsSwKskoWra9+GjPg9jSJJHqL3fG2K3yNCDbFBz8d1zjEX+01z2y+ qQBw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v12si19712197jan.1.2021.06.15.00.48.27; Tue, 15 Jun 2021 00:48:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230414AbhFOHuA (ORCPT + 99 others); Tue, 15 Jun 2021 03:50:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59294 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230196AbhFOHt7 (ORCPT ); Tue, 15 Jun 2021 03:49:59 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 56582C061574 for ; Tue, 15 Jun 2021 00:47:55 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=[IPv6:::1]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1lt3na-0003fh-QI; Tue, 15 Jun 2021 09:47:50 +0200 Message-ID: Subject: Re: [RFC PATCH 2/2] drm/etnaviv: add clock gating workaround for GC7000 r6202 From: Lucas Stach To: Michael Walle , etnaviv@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: Russell King , Christian Gmeiner , David Airlie , Daniel Vetter Date: Tue, 15 Jun 2021 09:47:48 +0200 In-Reply-To: <20210614221752.1251-3-michael@walle.cc> References: <20210614221752.1251-1-michael@walle.cc> <20210614221752.1251-3-michael@walle.cc> Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.40.1 (3.40.1-1.fc34) MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Michael, Am Dienstag, dem 15.06.2021 um 00:17 +0200 schrieb Michael Walle: > The LS1028A SoC errata sheet mentions A-050121 "GPU hangs if clock > gating for Rasterizer, Setup Engine and Texture Engine are enabled". > The workaround is to disable the corresponding clock gatings. > > Signed-off-by: Michael Walle > --- > drivers/gpu/drm/etnaviv/etnaviv_gpu.c | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/drivers/gpu/drm/etnaviv/etnaviv_gpu.c b/drivers/gpu/drm/etnaviv/etnaviv_gpu.c > index 4102bcea3341..574e4e04dddc 100644 > --- a/drivers/gpu/drm/etnaviv/etnaviv_gpu.c > +++ b/drivers/gpu/drm/etnaviv/etnaviv_gpu.c > @@ -613,6 +613,12 @@ static void etnaviv_gpu_enable_mlcg(struct etnaviv_gpu *gpu) > etnaviv_is_model_rev(gpu, GC2000, 0x5108)) > pmc |= VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_TX; > > + /* Disable RS, SE, TE clock gating on affected core revisions. */ This comment is wrong. RS (resolver) is a different engine than RA (rasterizer) and the texture engine is abbreviated TX throughout the driver. Regards, Lucas > + if (etnaviv_is_model_rev(gpu, GC7000, 0x6202)) > + pmc |= VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_SE | > + VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA | > + VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_TX; > + > pmc |= VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA_HZ; > pmc |= VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA_EZ; >