Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp357635pxj; Wed, 16 Jun 2021 04:11:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwDvfE6gM1f8LkWiLl46w/NMZU9IS+PrDDmfg8+zhDMPJxkAR+96qoy1xklO7F/6uslH4Zh X-Received: by 2002:a17:906:4fd4:: with SMTP id i20mr4535233ejw.241.1623841860740; Wed, 16 Jun 2021 04:11:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623841860; cv=none; d=google.com; s=arc-20160816; b=TZaaN5bMk3ZodXwqUtzi8OHh8PHywbSizSjYyPoUxny81fWiLjZfJNNJefbooLT0al 272z+v0AK4JIwNbxh2SMPkEtphiD6ibNLgXhf/NGxj42c8+7ChbHQYviroUnElP5vMrv 6N4FpEO2LGbVEM96+bGW9H3QW6wGGrxBR0STSdp1dbPPFr7RgiOZSSwjH/UibslBoZ14 3IrD4ih6J8Ec1cmpJXQ7u2YrFsikbeI2odn0CZsYg55c/VYQTGUYF/yldUcUIMmlb0Aw M9QWQwwvS4M55I1YvmV6V16p97VePrGdzJ2YcMN+/v2U72jACkWlQVbBwhqu5dYVfCo7 vfrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=TaOS2IoG3dE1k06/Gu8eDCb/Kxx8sFDk5qiByH/ZukQ=; b=P9NA7YyhNI1x1f/T8QtlYYYIIDM4Sx/LolTdovEaU5fboYPYFnLXi+xSejn9s1wXxX +EctiuKkMUaPenikUvNRBoRVKU9G7HK+2WrTysSZ+uDLfp7jXnjxLHrTEBz2hKaVbC2n BYt3QCWUEYQspd0/nSFSuRUIoVYrAIVZy7CiQ//By3cQrmLQE+gElO4kQ2+VYoD1MXEJ Iun5vnGVoBvCnHGYcPGZhyCJqiIK+gFzV6hvyO+0rflIsh60EXz89yIsSdqHZVbPfW59 iKXc4zhw2gY29eOJDfvBwlq8CZKWny5WKOlA3hTxTCJh0f3cA4E3heYAX5zum1d8pD8O cRmg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=huawei.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t21si990679edd.423.2021.06.16.04.10.38; Wed, 16 Jun 2021 04:11:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=huawei.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232417AbhFPLLD (ORCPT + 99 others); Wed, 16 Jun 2021 07:11:03 -0400 Received: from frasgout.his.huawei.com ([185.176.79.56]:3247 "EHLO frasgout.his.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232303AbhFPLK6 (ORCPT ); Wed, 16 Jun 2021 07:10:58 -0400 Received: from fraeml739-chm.china.huawei.com (unknown [172.18.147.201]) by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4G4hyQ4CYpz6K68w; Wed, 16 Jun 2021 18:59:10 +0800 (CST) Received: from lhreml724-chm.china.huawei.com (10.201.108.75) by fraeml739-chm.china.huawei.com (10.206.15.220) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Wed, 16 Jun 2021 13:08:51 +0200 Received: from localhost.localdomain (10.69.192.58) by lhreml724-chm.china.huawei.com (10.201.108.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Wed, 16 Jun 2021 12:08:47 +0100 From: John Garry To: , , , , , CC: , , , , , , John Garry Subject: [PATCH v13 4/6] iommu/vt-d: Add support for IOMMU default DMA mode build options Date: Wed, 16 Jun 2021 19:03:55 +0800 Message-ID: <1623841437-211832-5-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 2.8.1 In-Reply-To: <1623841437-211832-1-git-send-email-john.garry@huawei.com> References: <1623841437-211832-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.69.192.58] X-ClientProxiedBy: dggems703-chm.china.huawei.com (10.3.19.180) To lhreml724-chm.china.huawei.com (10.201.108.75) X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhen Lei Make IOMMU_DEFAULT_LAZY default for when INTEL_IOMMU config is set, as is current behaviour. Also delete global flag intel_iommu_strict: - In intel_iommu_setup(), call iommu_set_dma_strict(true) directly. Also remove the print, as iommu_subsys_init() prints the mode and we have already marked this param as deprecated. - For cap_caching_mode() check in intel_iommu_setup(), call iommu_set_dma_strict(true) directly, and reword the accompanying print and add the missing '\n'. - For Ironlake GPU, again call iommu_set_dma_strict(true) directly and keep the accompanying print. [jpg: Remove intel_iommu_strict] Signed-off-by: Zhen Lei Signed-off-by: John Garry --- drivers/iommu/Kconfig | 1 + drivers/iommu/intel/iommu.c | 15 ++++++--------- 2 files changed, 7 insertions(+), 9 deletions(-) diff --git a/drivers/iommu/Kconfig b/drivers/iommu/Kconfig index 0327a942fdb7..c214a36eb2dc 100644 --- a/drivers/iommu/Kconfig +++ b/drivers/iommu/Kconfig @@ -94,6 +94,7 @@ choice prompt "IOMMU default DMA IOTLB invalidation mode" depends on IOMMU_DMA + default IOMMU_DEFAULT_LAZY if INTEL_IOMMU default IOMMU_DEFAULT_STRICT help This option allows an IOMMU DMA IOTLB invalidation mode to be diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c index 821d8227a4e6..d586990fa751 100644 --- a/drivers/iommu/intel/iommu.c +++ b/drivers/iommu/intel/iommu.c @@ -361,7 +361,6 @@ int intel_iommu_enabled = 0; EXPORT_SYMBOL_GPL(intel_iommu_enabled); static int dmar_map_gfx = 1; -static int intel_iommu_strict; static int intel_iommu_superpage = 1; static int iommu_identity_mapping; static int iommu_skip_te_disable; @@ -455,8 +454,7 @@ static int __init intel_iommu_setup(char *str) iommu_dma_forcedac = true; } else if (!strncmp(str, "strict", 6)) { pr_warn("intel_iommu=strict deprecated; use iommu.strict instead\n"); - pr_info("Disable batched IOTLB flush\n"); - intel_iommu_strict = 1; + iommu_set_dma_strict(true); } else if (!strncmp(str, "sp_off", 6)) { pr_info("Disable supported super page\n"); intel_iommu_superpage = 0; @@ -4382,9 +4380,9 @@ int __init intel_iommu_init(void) * is likely to be much lower than the overhead of synchronizing * the virtual and physical IOMMU page-tables. */ - if (!intel_iommu_strict && cap_caching_mode(iommu->cap)) { - pr_warn("IOMMU batching is disabled due to virtualization"); - intel_iommu_strict = 1; + if (cap_caching_mode(iommu->cap)) { + pr_warn("IOMMU batching disallowed due to virtualization\n"); + iommu_set_dma_strict(true); } iommu_device_sysfs_add(&iommu->iommu, NULL, intel_iommu_groups, @@ -4393,7 +4391,6 @@ int __init intel_iommu_init(void) } up_read(&dmar_global_lock); - iommu_set_dma_strict(intel_iommu_strict); bus_set_iommu(&pci_bus_type, &intel_iommu_ops); if (si_domain && !hw_pass_through) register_memory_notifier(&intel_iommu_memory_nb); @@ -5702,8 +5699,8 @@ static void quirk_calpella_no_shadow_gtt(struct pci_dev *dev) } else if (dmar_map_gfx) { /* we have to ensure the gfx device is idle before we flush */ pci_info(dev, "Disabling batched IOTLB flush on Ironlake\n"); - intel_iommu_strict = 1; - } + iommu_set_dma_strict(true); + } } DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x0040, quirk_calpella_no_shadow_gtt); DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x0044, quirk_calpella_no_shadow_gtt); -- 2.26.2