Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp757762pxj; Wed, 16 Jun 2021 12:54:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJztp4iqyOAWQzBj9or7G0SbKiMYzLVqpgPsfduZ9+Z1y7Os6VQD5xbv/FMfd2AgpbfCdB0w X-Received: by 2002:a6b:7110:: with SMTP id q16mr813005iog.53.1623873284436; Wed, 16 Jun 2021 12:54:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623873284; cv=none; d=google.com; s=arc-20160816; b=w0eHQFapnBeZSlvOxSHZ93WKrTl/AF10PUughBUsEdz/kEItm09mVgRV55jJ8uOiRb 2ibJhRKOrdVM6xxzXKWQ2HiywVVs24oYVtOBXKpxJCYbubIHF/l0raP+ogqqODUkzctS AKSjRN4b02snYpV+BXpT+3RR3hP3Q7DmaL/8qtJ2GeeiM6aY44EUYAam2OK27unC3f0j vk+AdR+nL3kdmwy0k3f+PUXuNEXPAExQVRTIANTGYxoBaFh2gN5aLt23NnWQxaI+lIoo d920c3HAc80viaVWQN8Lsn/9z6RwkZohazIXvgQShfknsmwAfBdHGKNmCEPAdlONy7gb XihQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=aE0w1uO3QVDTTrk8Nc8bPJabv5EcddLgbrDTqRajB2A=; b=sFSbGi3FGNdLeMu1o9YcB3p7EkAHG+DepyBlBQZGeiU0AuJy2vq+L3ZyNsx5uiuBHc 52H47QDGGvRYWIMaRAaY6+i1MRta+1FFVhoAWwzQjYjATwsC2CuHCw9HaYPv8WFYf8yZ FqryosPgqB+jcVnX473P8nrE5yxtTeOlkxlpVtFYbXbM+2yx9MUJwftVVpZrFBik9V+a CVksCLuvJ3uEJtQyoxsh70lpyrumaVJMhFfTfjb68QpNaTkhuRqi0zDWxvZP2JyaagUs AcCaPKZvFfNlVhXrbPfaLYQUVLNj8tF8KiuQRKDOo8lxMOAFOYakHai9FAHzVDC3+vym Hhqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eMDInb1B; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t32si3880264jal.87.2021.06.16.12.54.28; Wed, 16 Jun 2021 12:54:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eMDInb1B; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233841AbhFPONa (ORCPT + 99 others); Wed, 16 Jun 2021 10:13:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49364 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232825AbhFPON3 (ORCPT ); Wed, 16 Jun 2021 10:13:29 -0400 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AF044C061574 for ; Wed, 16 Jun 2021 07:11:22 -0700 (PDT) Received: by mail-wr1-x430.google.com with SMTP id c9so2870334wrt.5 for ; Wed, 16 Jun 2021 07:11:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=aE0w1uO3QVDTTrk8Nc8bPJabv5EcddLgbrDTqRajB2A=; b=eMDInb1B5qVL0q8lgoCc7i8Cnh36v23UeL2sMjwtaKmgVyxASSfueEMjruLjEiT691 a4mZ6tYL0QcwSOSkQCTKcgFqW0gbRNdecH4C5ONBr+9SopRkjm8ZjZw8vIiUJi8ardVb Ln1Ibgn4S8BIOQN/gXnqt9Jj9tN+5GYWIGF/CKFJd+VkVw7njLDSA+/dwIZx1fc7+eKe BEsHef+QFC1YX5VxYxmXbFAAUQN8pe/PWUVrAoO/+5TLE8Eri8zlpoDggqpFl2Yw2t2s QYkpmxJO7ptB80iA+ghtyVDbnAXEYF/AwEjNGuNy8YY3tAjwkL1PH32Bj41wbIDLWlqD GknQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=aE0w1uO3QVDTTrk8Nc8bPJabv5EcddLgbrDTqRajB2A=; b=T0vYhNbfmkdJcUo6K6P24L/G6c/AiIj3tckSwQ5Lq6JyAzyBT93WH2c2rnKRU2MuC0 QJT45t5WMxgUY+fnz2HeHe1Zz7TqiNtwUggcGIlV6/8IwudIxzrGYT/12fhskba0KBE/ p0vvEO6WSoEGXd2i+sd1CmqBN/qbJXBnhHc0UK9XKSN7PYQxip/QIn8Yp/cTQAxGwBAe F/FCgTGp23WqYP4J/rwkRJkdmDvzcliZtwpU2Paxq9Jh1OjG5I2k7MCYi3MLDOloImF9 GjN4CAxGWJ453KblmoUYYlQ6JCevJ1ebniBvEY/de3CWDdOTgsntw6+aDUYYeYN+hygQ M74w== X-Gm-Message-State: AOAM5314uj5TbrMiHSUQqAIPBE617QQ2FQP0LXSVPR8+FAgVrJ4kRhCy eGynuAbWwTdSK6kkQ0pLvt8BHQ== X-Received: by 2002:adf:b64a:: with SMTP id i10mr5677516wre.169.1623852681204; Wed, 16 Jun 2021 07:11:21 -0700 (PDT) Received: from xps7590.fritz.box ([2a02:2454:3e5:b700:9df7:76e5:7e94:bf1e]) by smtp.gmail.com with ESMTPSA id g83sm1968375wma.10.2021.06.16.07.11.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Jun 2021 07:11:20 -0700 (PDT) From: Robert Foss To: agross@kernel.org, bjorn.andersson@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, jonathan@marek.ca, tdas@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Vinod Koul Cc: Robert Foss Subject: [RFC v1 00/11] Qcom SM8350 DispCC & VideoCC Date: Wed, 16 Jun 2021 16:10:56 +0200 Message-Id: <20210616141107.291430-1-robert.foss@linaro.org> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Do not merge, this series has yet to be properly tested. Work is in progress for sm8350 display driver support, which will test this series properly. This series implements display clock controller (dispcc) & video clock controller (videocc) support for the Qcom SM8350 SOC. In order to support these new clock controllers, some changes to the alpha plls are required. These changes add support to the Lucid 5LPE PLLs. Robert Foss (11): clk: qcom: common: Add runtime init/suspend/resume clk: qcom: rcg2: Add support for flags clk: qcom: clk-alpha-pll: Fix typo in comment clk: qcom: clk-alpha-pll: Add configuration support for LUCID 5LPE dt-bindings: clock: Add QCOM SM8350 display clock bindings clk: qcom: Add display clock controller driver for SM8350 dt-bindings: clock: Add SM8350 QCOM video clock bindings clk: qcom: Add video clock controller driver for SM8350 arm64: dts: qcom: sm8350: Power up dispcc & videocc on sm8350 by MMCX regulator arm64: dts: qcom: sm8350: Add videocc DT node arm64: dts: qcom: sm8350: Add dispcc DT node .../bindings/clock/qcom,dispcc-sm8x50.yaml | 6 +- .../bindings/clock/qcom,videocc.yaml | 2 + arch/arm64/boot/dts/qcom/sm8350.dtsi | 46 + drivers/clk/qcom/Kconfig | 18 + drivers/clk/qcom/Makefile | 2 + drivers/clk/qcom/clk-alpha-pll.c | 5 +- drivers/clk/qcom/clk-alpha-pll.h | 5 + drivers/clk/qcom/clk-rcg.h | 4 + drivers/clk/qcom/clk-rcg2.c | 3 + drivers/clk/qcom/common.c | 92 ++ drivers/clk/qcom/common.h | 6 + drivers/clk/qcom/dispcc-sm8350.c | 1402 +++++++++++++++++ drivers/clk/qcom/videocc-sm8350.c | 593 +++++++ .../dt-bindings/clock/qcom,dispcc-sm8350.h | 77 + .../dt-bindings/clock/qcom,videocc-sm8350.h | 44 + 15 files changed, 2302 insertions(+), 3 deletions(-) create mode 100644 drivers/clk/qcom/dispcc-sm8350.c create mode 100644 drivers/clk/qcom/videocc-sm8350.c create mode 100644 include/dt-bindings/clock/qcom,dispcc-sm8350.h create mode 100644 include/dt-bindings/clock/qcom,videocc-sm8350.h -- 2.30.2