Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp33824pxj; Wed, 16 Jun 2021 19:30:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzajntq66JncYYFJUYIUtrjaN65UIesDbsF6i3XcUgKlF30e6WCI8n7BP3odl6nsZJrWHIV X-Received: by 2002:a92:2011:: with SMTP id j17mr1667526ile.255.1623897038919; Wed, 16 Jun 2021 19:30:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623897038; cv=none; d=google.com; s=arc-20160816; b=WtdN7G/O4i9hcEkg/mnOM9Igca/JakODTtxyQgejgYhrx6S9BBhLfY1s7DK1bMZuR9 qknfh8i/eh4Jp/J8AfOV6jTZd5YHnY8eF7BtmOw1wX64MRiS8Yr86IoX8iIB489nWA8u vP4w8Z05r4rP8wW8QbABt0du4j+fdwRbVocxArTOLedjQWzewOr+Gz1FS+M7FVp24uy0 gD8ITcU18Xm2+6mfPefLSOQWJvjlyVDRg1KldAczdoaVCeqE2OfmRa0CWbBwU3JyLhnG U8qOmr9YmHmkBNSOfLuLbxIa4Cg/KFn8rA9Xzd6nTq3y+xugJSgRCnA4gCDQGqYrVxSi +FEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=gQ8eEUhA73bESR+1IYxYEo1uMc7AW5/SzCRXoP1ruTk=; b=eMIvWIqvgLmsXZ6iDM4S/9/u22AQZ+NBNjdw/pvJp0fPbCbV5oZytFEczP00W6+Sb8 5Mfy1XHCcNJZpfJADPyOvAzObPHdZYbx9drtj4QB6Iy6faCmMauJF5Gk6FXdizNtFAMx UpeeEM7q7K0lqlb64pCawhd275dVIAKfjm6ymc5tI8Z7X1q311W3sW/dk1ZpjqbVKRKh SVAuplKegliBwMHWZKL9bL24jtn/Y0RPdSIK/0qwKPFG0aExWI8TSPsrgSli9JdaNOhK 5SLId0IiLugQzS9j/EmoUzp54CzTDaYrxXp+/K9PT0PERtyPrkpS+noe6TCLgklL7gZf mE/Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q11si4540298ilv.97.2021.06.16.19.30.26; Wed, 16 Jun 2021 19:30:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234204AbhFPWvP (ORCPT + 99 others); Wed, 16 Jun 2021 18:51:15 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:51548 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S233244AbhFPWvO (ORCPT ); Wed, 16 Jun 2021 18:51:14 -0400 X-UUID: b5adb05f4a064ee69a8685b2349c4cc8-20210617 X-UUID: b5adb05f4a064ee69a8685b2349c4cc8-20210617 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 285041086; Thu, 17 Jun 2021 06:49:03 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 17 Jun 2021 06:49:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 17 Jun 2021 06:49:02 +0800 From: Chun-Jie Chen To: Matthias Brugger , Stephen Boyd , Nicolas Boichat , Rob Herring CC: , , , , , , Subject: [PATCH 00/22] Mediatek MT8195 clock support Date: Thu, 17 Jun 2021 06:47:21 +0800 Message-ID: <20210616224743.5109-1-chun-jie.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org this patch series is based on 5.13-rc3 and depends on [1] - for makefile dependence (patches 7 ~ 19 in [1]) - for common driver dependence (patches 3 ~ 6 in [1]) [1] https://patchwork.kernel.org/project/linux-mediatek/cover/20210616003643.28648-1-chun-jie.chen@mediatek.com/ Chun-Jie Chen (22): dt-bindings: ARM: Mediatek: Add new document bindings of MT8195 clock clk: mediatek: Add dt-bindings of MT8195 clocks clk: mediatek: Fix corner case of tuner_en_reg clk: mediatek: Add MT8195 basic clocks support clk: mediatek: Add MT8195 audio clock support clk: mediatek: Add MT8195 audio src clock support clk: mediatek: Add MT8195 camsys clock support clk: mediatek: Add MT8195 ccusys clock support clk: mediatek: Add MT8195 imgsys clock support clk: mediatek: Add MT8195 ipesys clock support clk: mediatek: Add MT8195 mfgcfg clock support clk: mediatek: Add MT8195 scp adsp clock support clk: mediatek: Add MT8195 nnasys clock support clk: mediatek: Add MT8195 vdecsys clock support clk: mediatek: Add MT8195 vdosys0 clock support clk: mediatek: Add MT8195 vdosys1 clock support clk: mediatek: Add MT8195 vencsys clock support clk: mediatek: Add MT8195 vppsys0 clock support clk: mediatek: Add MT8195 vppsys1 clock support clk: mediatek: Add MT8195 wpesys clock support clk: mediatek: Add MT8195 imp i2c wrapper clock support clk: mediatek: Add MT8195 apusys clock support .../arm/mediatek/mediatek,mt8195-clock.yaml | 287 +++ .../mediatek/mediatek,mt8195-sys-clock.yaml | 66 + drivers/clk/mediatek/Kconfig | 116 + drivers/clk/mediatek/Makefile | 19 + drivers/clk/mediatek/clk-mt8195-apusys_pll.c | 84 + drivers/clk/mediatek/clk-mt8195-aud.c | 198 ++ drivers/clk/mediatek/clk-mt8195-aud_src.c | 60 + drivers/clk/mediatek/clk-mt8195-cam.c | 144 ++ drivers/clk/mediatek/clk-mt8195-ccu.c | 52 + drivers/clk/mediatek/clk-mt8195-img.c | 98 + .../clk/mediatek/clk-mt8195-imp_iic_wrap.c | 68 + drivers/clk/mediatek/clk-mt8195-ipe.c | 53 + drivers/clk/mediatek/clk-mt8195-mfg.c | 49 + drivers/clk/mediatek/clk-mt8195-nna.c | 128 ++ drivers/clk/mediatek/clk-mt8195-scp_adsp.c | 49 + drivers/clk/mediatek/clk-mt8195-vdec.c | 106 + drivers/clk/mediatek/clk-mt8195-vdo0.c | 114 + drivers/clk/mediatek/clk-mt8195-vdo1.c | 131 ++ drivers/clk/mediatek/clk-mt8195-venc.c | 71 + drivers/clk/mediatek/clk-mt8195-vpp0.c | 112 + drivers/clk/mediatek/clk-mt8195-vpp1.c | 110 + drivers/clk/mediatek/clk-mt8195-wpe.c | 145 ++ drivers/clk/mediatek/clk-mt8195.c | 1958 +++++++++++++++++ drivers/clk/mediatek/clk-pll.c | 2 +- include/dt-bindings/clock/mt8195-clk.h | 989 +++++++++ 25 files changed, 5208 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-clock.yaml create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml create mode 100644 drivers/clk/mediatek/clk-mt8195-apusys_pll.c create mode 100644 drivers/clk/mediatek/clk-mt8195-aud.c create mode 100644 drivers/clk/mediatek/clk-mt8195-aud_src.c create mode 100644 drivers/clk/mediatek/clk-mt8195-cam.c create mode 100644 drivers/clk/mediatek/clk-mt8195-ccu.c create mode 100644 drivers/clk/mediatek/clk-mt8195-img.c create mode 100644 drivers/clk/mediatek/clk-mt8195-imp_iic_wrap.c create mode 100644 drivers/clk/mediatek/clk-mt8195-ipe.c create mode 100644 drivers/clk/mediatek/clk-mt8195-mfg.c create mode 100644 drivers/clk/mediatek/clk-mt8195-nna.c create mode 100644 drivers/clk/mediatek/clk-mt8195-scp_adsp.c create mode 100644 drivers/clk/mediatek/clk-mt8195-vdec.c create mode 100644 drivers/clk/mediatek/clk-mt8195-vdo0.c create mode 100644 drivers/clk/mediatek/clk-mt8195-vdo1.c create mode 100644 drivers/clk/mediatek/clk-mt8195-venc.c create mode 100644 drivers/clk/mediatek/clk-mt8195-vpp0.c create mode 100644 drivers/clk/mediatek/clk-mt8195-vpp1.c create mode 100644 drivers/clk/mediatek/clk-mt8195-wpe.c create mode 100644 drivers/clk/mediatek/clk-mt8195.c create mode 100644 include/dt-bindings/clock/mt8195-clk.h -- 2.18.0