Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Date:   Fri, 18 Jun 2021 11:14:48 +0530
From:   Manivannan Sadhasivam <mani@kernel.org>
To:     Paul Davey <paul.davey@alliedtelesis.co.nz>
Cc:     linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 0/2] bus: mhi: Fix MHI on big endian architectures
Message-ID: <20210618054448.GI3682@workstation>
References: <20210618033132.24839-1-paul.davey@alliedtelesis.co.nz>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20210618033132.24839-1-paul.davey@alliedtelesis.co.nz>
User-Agent: Mutt/1.9.4 (2018-02-28)
Precedence: bulk

On Fri, Jun 18, 2021 at 03:31:30PM +1200, Paul Davey wrote:
> I encountered some problems getting the MHI driver to work on an Octeon
> 3 platform these seem to all be related to endianness issues.  The modem
> interface appears to require the DMA structures to be in little endian,
> however the MHI core driver was assembling them in native endianness.
> 

So glad to see MHI being used on big endian architectures :)

Thanks,
Mani

> Using little endian explicitly allows the interface to function as
> expected.
> 
> Paul Davey (2):
>   bus: mhi: Fix pm_state conversion to string
>   bus: mhi: Fix MHI DMA structure endianness
> 
>  drivers/bus/mhi/core/debugfs.c  |  26 +++----
>  drivers/bus/mhi/core/init.c     |  39 +++++-----
>  drivers/bus/mhi/core/internal.h | 129 ++++++++++++++++----------------
>  drivers/bus/mhi/core/main.c     |  36 ++++-----
>  drivers/bus/mhi/core/pm.c       |   8 +-
>  5 files changed, 121 insertions(+), 117 deletions(-)
> 
> -- 
> 2.32.0
>