Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp1366150pxj; Fri, 18 Jun 2021 05:45:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyhHjAP+47Xt0QiMWcRNgXT0GGn8HNigjs0JSQIvwg0lebuhNPQ/rnClqBYNcKLzX1TfdbF X-Received: by 2002:a17:906:fcaa:: with SMTP id qw10mr10738486ejb.233.1624020333749; Fri, 18 Jun 2021 05:45:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624020333; cv=none; d=google.com; s=arc-20160816; b=z6PR7DNcCtOuD0tC+J9zdCiBx8vrgoXcobj6AfN2Xm7oBEfxaW1zyH5w31C2jn1maG 6Rd9e4A5JmmJynEgwQxxpn1jOrq19oh5WWZ+PDPDqpWBZUFC5VjNwF90Mrg81/f38mrs sWp4NW67PCM4Y4S48MM21+XVA8lFSdaq5NECvRAfnkjZJIjHg1A+rfvNkoL6DkIl4XDB eoe7P8WN+uyyO3pvB7Ncvkqw9NzMYNvtOfZ+6Lt07W7YMWXupfSCoqzzzLqKQr7i8nX0 7yrtevVamZJC09SSBjBNsAgsB3kxV03raZqAXdzPvMiUXcRfPb43EFSDSokr2B0dGCW4 sViQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=qIr0JHpmZR0g8O2tUrdzQJ6INtR/ikzKUshmz0JJsW8=; b=DU1LDeAkWj7QftgOx0k6dGoKuDtRZUEaT8Ald1lE+T3RenEtUh8JYxY0yzf4TlfhUr Zp+AxZGTyXrTThQ41kOy8tdLXcEeP+hZAxnprh9cftXBVRA4G9Eif+o+SFz7Wm8OiTyM ppJ/HAA8BsXhuJsc+yUaO4HOYEfKCx6ZFfl7gdieT7pc++rxD7J0bipBbSKSgJXdnvVK iyE8e0PD5xRKoA6D+YZudx97If/X/acl9SYh4B2LxZ1/Tjx9JzrEP1bEsCDxYnoD6j71 qh2y6yaxr5nHOSpwNm/Wmg40Cr6nBY+gHNhrQCYpFGeYFmtYYcFUYFAmjPUUZG1OADUv 4Nsg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=huawei.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y18si8416241edv.141.2021.06.18.05.45.11; Fri, 18 Jun 2021 05:45:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=huawei.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234158AbhFRLlg (ORCPT + 99 others); Fri, 18 Jun 2021 07:41:36 -0400 Received: from frasgout.his.huawei.com ([185.176.79.56]:3276 "EHLO frasgout.his.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233341AbhFRLla (ORCPT ); Fri, 18 Jun 2021 07:41:30 -0400 Received: from fraeml709-chm.china.huawei.com (unknown [172.18.147.207]) by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4G5xSZ6RXrz6G9ph; Fri, 18 Jun 2021 19:26:06 +0800 (CST) Received: from lhreml724-chm.china.huawei.com (10.201.108.75) by fraeml709-chm.china.huawei.com (10.206.15.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Fri, 18 Jun 2021 13:39:12 +0200 Received: from localhost.localdomain (10.69.192.58) by lhreml724-chm.china.huawei.com (10.201.108.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Fri, 18 Jun 2021 12:39:08 +0100 From: John Garry To: , , , , , CC: , , , , , , John Garry Subject: [PATCH v14 5/6] iommu/amd: Add support for IOMMU default DMA mode build options Date: Fri, 18 Jun 2021 19:34:17 +0800 Message-ID: <1624016058-189713-6-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 2.8.1 In-Reply-To: <1624016058-189713-1-git-send-email-john.garry@huawei.com> References: <1624016058-189713-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.69.192.58] X-ClientProxiedBy: dggems702-chm.china.huawei.com (10.3.19.179) To lhreml724-chm.china.huawei.com (10.201.108.75) X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhen Lei Make IOMMU_DEFAULT_LAZY default for when AMD_IOMMU config is set, which matches current behaviour. For "fullflush" param, just call iommu_set_dma_strict(true) directly. Since we get a strict vs lazy mode print already in iommu_subsys_init(), and maintain a deprecation print when "fullflush" param is passed, drop the prints in amd_iommu_init_dma_ops(). Finally drop global flag amd_iommu_unmap_flush, as it has no longer has any purpose. [jpg: Rebase for relocated file and drop amd_iommu_unmap_flush] Signed-off-by: Zhen Lei Signed-off-by: John Garry --- drivers/iommu/Kconfig | 2 +- drivers/iommu/amd/amd_iommu_types.h | 6 ------ drivers/iommu/amd/init.c | 3 +-- drivers/iommu/amd/iommu.c | 6 ------ 4 files changed, 2 insertions(+), 15 deletions(-) diff --git a/drivers/iommu/Kconfig b/drivers/iommu/Kconfig index c214a36eb2dc..fd1ad28dd5ee 100644 --- a/drivers/iommu/Kconfig +++ b/drivers/iommu/Kconfig @@ -94,7 +94,7 @@ choice prompt "IOMMU default DMA IOTLB invalidation mode" depends on IOMMU_DMA - default IOMMU_DEFAULT_LAZY if INTEL_IOMMU + default IOMMU_DEFAULT_LAZY if (AMD_IOMMU || INTEL_IOMMU) default IOMMU_DEFAULT_STRICT help This option allows an IOMMU DMA IOTLB invalidation mode to be diff --git a/drivers/iommu/amd/amd_iommu_types.h b/drivers/iommu/amd/amd_iommu_types.h index 94c1a7a9876d..8dbe61e2b3c1 100644 --- a/drivers/iommu/amd/amd_iommu_types.h +++ b/drivers/iommu/amd/amd_iommu_types.h @@ -779,12 +779,6 @@ extern u16 amd_iommu_last_bdf; /* allocation bitmap for domain ids */ extern unsigned long *amd_iommu_pd_alloc_bitmap; -/* - * If true, the addresses will be flushed on unmap time, not when - * they are reused - */ -extern bool amd_iommu_unmap_flush; - /* Smallest max PASID supported by any IOMMU in the system */ extern u32 amd_iommu_max_pasid; diff --git a/drivers/iommu/amd/init.c b/drivers/iommu/amd/init.c index 3a2fb805f11e..1e641cb6dddc 100644 --- a/drivers/iommu/amd/init.c +++ b/drivers/iommu/amd/init.c @@ -161,7 +161,6 @@ u16 amd_iommu_last_bdf; /* largest PCI device id we have to handle */ LIST_HEAD(amd_iommu_unity_map); /* a list of required unity mappings we find in ACPI */ -bool amd_iommu_unmap_flush; /* if true, flush on every unmap */ LIST_HEAD(amd_iommu_list); /* list of all AMD IOMMUs in the system */ @@ -3100,7 +3099,7 @@ static int __init parse_amd_iommu_options(char *str) for (; *str; ++str) { if (strncmp(str, "fullflush", 9) == 0) { pr_warn("amd_iommu=fullflush deprecated; use iommu.strict=1 instead\n"); - amd_iommu_unmap_flush = true; + iommu_set_dma_strict(true); } if (strncmp(str, "force_enable", 12) == 0) amd_iommu_force_enable = true; diff --git a/drivers/iommu/amd/iommu.c b/drivers/iommu/amd/iommu.c index b1fbf2c83df5..32b541ee2e11 100644 --- a/drivers/iommu/amd/iommu.c +++ b/drivers/iommu/amd/iommu.c @@ -1775,12 +1775,6 @@ void amd_iommu_domain_update(struct protection_domain *domain) static void __init amd_iommu_init_dma_ops(void) { swiotlb = (iommu_default_passthrough() || sme_me_mask) ? 1 : 0; - - if (amd_iommu_unmap_flush) - pr_info("IO/TLB flush on unmap enabled\n"); - else - pr_info("Lazy IO/TLB flushing enabled\n"); - iommu_set_dma_strict(amd_iommu_unmap_flush); } int __init amd_iommu_init_api(void) -- 2.26.2