Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: +COMjjxxo5GG1+HoLD56yuhhEmJTwucXQQ1XPocTtlny7pOVgQnocm7B9/VR6ydc8CBxChCTK7
 /XT34/Sl9BnWqq2YccJUCRLD6VGfdtA+xmpEnGWpFY7JUq2jNhQlmcTZ67k3LVCXGgEgG+fKZM
 rewvms08qdD7D32d0YOvfBSklrw6awecvAiZo/9o6zEGNbATzLq4Kp0wJgvZhzfhHOrE2E2/zH
 7N067114MlNPjjQPMYMDsPl17Ga1Oj1BflBBdZXkYs1wzMZABfM1NME1oUgtCIwmdbMCxAceic
 4LU=
From:   Anup Patel <anup.patel@wdc.com>
To:     Palmer Dabbelt <palmer@dabbelt.com>,
        Palmer Dabbelt <palmerdabbelt@google.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Thomas Gleixner <tglx@linutronix.de>,
        Marc Zyngier <maz@kernel.org>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Rob Herring <robh+dt@kernel.org>
Cc:     Atish Patra <atish.patra@wdc.com>,
        Alistair Francis <Alistair.Francis@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, Anup Patel <anup.patel@wdc.com>
Subject: [RFC PATCH v2 00/11] Linux RISC-V ACLINT Support
Date:   Fri, 18 Jun 2021 18:08:40 +0530
Message-Id: <20210618123851.1344518-1-anup.patel@wdc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from wdc.com (122.171.164.186) by MA1PR0101CA0025.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a00:22::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4242.15 via Frontend Transport; Fri, 18 Jun 2021 12:39:15 +0000
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 29fdd2a4-c6d5-45de-2972-08d93256174a
X-MS-TrafficTypeDiagnostic: CO6PR04MB7859:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <CO6PR04MB78596420BFDC286A28D5A09E8D0D9@CO6PR04MB7859.namprd04.prod.outlook.com>
WDCIPOUTBOUND: EOP-TRUE
X-MS-Oob-TLC-OOBClassifiers: OLM:7219;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: Cbin+kv/yzGmrmzHLTZIm995EV2PUw7DK4CqKIIPs8WVU6VrLezyVDTP4sRHtOAq73b1NY0r1BtRDUfEv5Ug9BuHCkihbLAllt7rJDIqAzGSsWYeNShtT7esk02cDtsEunFSPtHkKR8jMHzey3GvwmX3yuUwCjB6vNpKkL3Qd/pke5dOxuT+26O/j/rmGTe5DlzBzMmZCzRTNO2GHlCMSqdxFpzQJiJ6TXzebbrGeWtmMMO7WhhRBFABtIgnWZcuIOq7/WClzfQYTEM/0c9jFIuEBVNzPNz10KzuCIl4hzkBBZIbc/Nit2Br4yfQUBwOs+CsPU2HHwnnyUh+BKIe672dvnv2ZW6naoOoo6EnZKzrgslc63qluyEgpYQzdN4DwJzp9FrGzCA0T6A8T3vK0RJVJRcmJFPWllfm/RMR45RhNHHODfbY+DRGzpiquL6LEl9hVkZGPmC/gMKNCX5jNMqVXax/ouhkHCmZ29D35+qopEvftk9TqclQEInbDQjZMTnxASgDDHDIOV1/gpuTB1kcCGZdW0BE7UR3mEiOLuodAz0RbNQGOZ6ae5ApDMKDUJ56PzFIrrARH141dcAJ6rRPX4y+W7eKO2pkLA6RBbCD1SItLoT5sQvE4GOqDWrpYwR5AlLOtDGZ9+ixSra4L6UiCqp57yQzHjz9N4BasCO2I/n6TpWF+K1M4DZWDXmXaR7/qA5coN8g+8NUeQP1xY+X9XLyw1o8FluCEJW2rpudhx2Y+BjDIAuPYucjv+j36UfK214KU6HHeT9meyCTW7lk+DMFXYh6NpsjTGrnDuDw6A90k47KkmOvGQvdvxB7
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CO6PR04MB7812.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(366004)(346002)(376002)(39860400002)(396003)(136003)(44832011)(956004)(2616005)(7416002)(316002)(8886007)(83380400001)(26005)(1076003)(6666004)(52116002)(186003)(7696005)(66556008)(55016002)(54906003)(66946007)(2906002)(966005)(8936002)(38350700002)(38100700002)(4326008)(110136005)(8676002)(5660300002)(16526019)(86362001)(66476007)(36756003)(478600001);DIR:OUT;SFP:1102;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Jy53BOP4ELhAgIvekWa2eXaFmhh8A95WZp06kOSLyrxPpEt16ohyfa0SMeug?=
 =?us-ascii?Q?S8XDXzl+EFv4WA4CdAZeLqhtECcsj+ki4QF6xx5oUp4eNTxhsM0u3wba37Zc?=
 =?us-ascii?Q?GGSMajE/+CgW8RGbxTUQT2NIDZ3IJOyAIcZwptV5d1jBfpPOkZH6aO55IBux?=
 =?us-ascii?Q?rsMIw8z4VcXD80uKlrjGoo1DwDEu6TWzjEXJHlWRMLCiR0mmNEIznr6Uz6Ch?=
 =?us-ascii?Q?5Kz0z5/7AmIhmjoecGEg9tWhiTXfeeHx1lsvedT/GvRRlp+WyKQSo7RLjqZX?=
 =?us-ascii?Q?L3S44UFZhkU7pqRiEE9O9DYgK7ACDhi6vdl0ksYIoA6mJbJt3gZidAhyGXSN?=
 =?us-ascii?Q?PcAXORWt/JnbGq7/hHYlLkRzkZeGpRbWj24jVkTOGWCMitKox+xnvNBiGeQB?=
 =?us-ascii?Q?LxWAqCIyj5nW7wZElPpdIiGEoI56ZKvBilEzhQ7S5DHwH4OmoTOx3dg7Ho4c?=
 =?us-ascii?Q?DU7EbF7F9urIlj+rwfMLbLhL6ecP5opwmhx7r6YORw+UQEwyCsXLIQ+mNVNo?=
 =?us-ascii?Q?sOQDKZ+pNRVdDfiVhDmHmi3kjxG3h0fLHbTtUdtcwjzRIftHBCgLO4AguAol?=
 =?us-ascii?Q?Sgdg35f2oNEym+EU4sZDFh+APov0nTBYC4MJ1tP0hwhcRF4UiepcRyUi4aa2?=
 =?us-ascii?Q?eNotXbwLXiOFsIEi71H6g7KGPr2WXN44S3IuD8dlfbyErfvio2QMdvuY4GIW?=
 =?us-ascii?Q?CC4v0o/1EcTCung6MVGmvux4rrqvAjFzt2UGzIz48qYqnnaBqqfLdz8IrUCm?=
 =?us-ascii?Q?HJYsK2sIXSty9E+PN3ny3MpjOFQxJSkQViG4UubyzDth+Ny8QjrL0NeBNJZk?=
 =?us-ascii?Q?10YhjlsCKhHRw+ZYzGHB3rSBlRtmUez6LoAcnw4itsDxYlr/m1J/hqiYvPFK?=
 =?us-ascii?Q?xWIb0VtT9wpNDLdvmHY8V52rQO2eEISNswtsx1+UdqH2nxLtgrjQU/su1LSZ?=
 =?us-ascii?Q?lHDATN/8esBHJy9Vq6bN4TKQnLpe3HWU7lmCzb3JeMTTmPa1YDBEIJm/q1WI?=
 =?us-ascii?Q?R46Xce/MacOCxlV3+Zp6pbfeWYeniUyVCcZzbFXhE7jgohYlbD7ZZXA3Zrcj?=
 =?us-ascii?Q?Hd+rH6Ym48YOlgvfjq6rruon8Lt4qnJ6KCycFCfdf/k6ScxCMc+/JeFcEsE8?=
 =?us-ascii?Q?+WjmeI67fPcHQWMkg+mtEFQCWQjOOk6/qFxiP4raA+LFJVCM3+P/bpT7ovLk?=
 =?us-ascii?Q?YxLI6qbsif8c833UGO9Ag30QlAKRpg7bd3DtuwnXY+ovcBrP7+LaB+vVSMod?=
 =?us-ascii?Q?PJGo2WTi2MoibVmS7p79nWj4iFqgIAC2WP+eU6AlLe7PNdOeRDVRld+Yevsx?=
 =?us-ascii?Q?A4vIrUeQ4wWR5JtlSDMlkoTK?=
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 29fdd2a4-c6d5-45de-2972-08d93256174a
X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Jun 2021 12:39:19.1088
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: esCQxps9Xw3wZH6J4hFNQScbZ765J/dfBidcrozoD5/k+rc87/4lf3lz+1f5rbBpjxqr8dwWDLBghSMmidva+w==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7859
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Most of the existing RISC-V platforms use SiFive CLINT to provide M-level
timer and IPI support whereas S-level uses SBI calls for timer and IPI
support. Also, the SiFive CLINT device is a single device providing both
timer and IPI functionality so RISC-V platforms can't partially implement
SiFive CLINT device and provide alternate mechanism for timer and IPI.

The RISC-V Advacned Core Local Interruptor (ACLINT) tries to address the
limitations of SiFive CLINT by:
1) Taking modular approach and defining timer and IPI functionality as
   separate devices so that RISC-V platforms can include only required
   devices
2) Providing dedicated MMIO device for S-level IPIs so that SBI calls
   can be avoided for IPIs in Linux RISC-V
3) Allowing multiple instances of timer and IPI devices for a
   multi-socket (or multi-die) NUMA systems
4) Being backward compatible to SiFive CLINT so that existing RISC-V
   platforms stay compliant with RISC-V ACLINT specification

Latest RISC-V ACLINT specification (will be frozen in a month) can be
found at:
https://github.com/riscv/riscv-aclint/blob/main/riscv-aclint.adoc

This series adds RISC-V ACLINT support and can be found in riscv_aclint_v2
branch at:
https://github.com/avpatel/linux

To test this series, the RISC-V ACLINT support for QEMU and OpenSBI
can be found in the riscv_aclint_v1 branch at:
https://github.com/avpatel/qemu
https://github.com/avpatel/opensbi

Changes since v1:
 - Added a new PATCH3 to treat IPIs as normal Linux IRQs for RISC-V kernel
 - New SBI IPI call based irqchip driver in PATCH3 which is only initialized
   by riscv_ipi_setup() when no Linux IRQ numbers are available for IPIs
 - Moved DT bindings patches before corresponding driver patches
 - Implemented ACLINT SWI driver as a irqchip driver in PATCH7
 - Minor nit fixes pointed by Bin Meng

Anup Patel (11):
  RISC-V: Clear SIP bit only when using SBI IPI operations
  RISC-V: Use common print prefix in smp.c
  RISC-V: Treat IPIs as normal Linux IRQs
  RISC-V: Allow marking IPIs as suitable for remote FENCEs
  RISC-V: Use IPIs for remote TLB flush when possible
  dt-bindings: interrupt-controller: Add ACLINT MSWI and SSWI bindings
  irqchip: Add ACLINT software interrupt driver
  RISC-V: Select ACLINT SWI driver for virt machine
  dt-bindings: timer: Add ACLINT MTIMER bindings
  clocksource: clint: Add support for ACLINT MTIMER device
  MAINTAINERS: Add entry for RISC-V ACLINT drivers

 .../riscv,aclint-swi.yaml                     |  82 ++++++
 .../bindings/timer/riscv,aclint-mtimer.yaml   |  55 ++++
 MAINTAINERS                                   |   9 +
 arch/riscv/Kconfig                            |   1 +
 arch/riscv/Kconfig.socs                       |   1 +
 arch/riscv/include/asm/sbi.h                  |   2 +
 arch/riscv/include/asm/smp.h                  |  48 +++-
 arch/riscv/kernel/Makefile                    |   1 +
 arch/riscv/kernel/cpu-hotplug.c               |   2 +
 arch/riscv/kernel/irq.c                       |   1 +
 arch/riscv/kernel/sbi-ipi.c                   | 223 ++++++++++++++
 arch/riscv/kernel/sbi.c                       |  15 -
 arch/riscv/kernel/smp.c                       | 171 +++++------
 arch/riscv/kernel/smpboot.c                   |   4 +-
 arch/riscv/mm/tlbflush.c                      |  62 +++-
 drivers/clocksource/timer-clint.c             |  58 ++--
 drivers/irqchip/Kconfig                       |  11 +
 drivers/irqchip/Makefile                      |   1 +
 drivers/irqchip/irq-aclint-swi.c              | 271 ++++++++++++++++++
 drivers/irqchip/irq-riscv-intc.c              |  55 ++--
 20 files changed, 879 insertions(+), 194 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,aclint-swi.yaml
 create mode 100644 Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
 create mode 100644 arch/riscv/kernel/sbi-ipi.c
 create mode 100644 drivers/irqchip/irq-aclint-swi.c

-- 
2.25.1